From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([140.186.70.92]:50007) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1RFPll-0002p8-DJ for qemu-devel@nongnu.org; Sun, 16 Oct 2011 08:24:46 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1RFPlk-0002UN-2W for qemu-devel@nongnu.org; Sun, 16 Oct 2011 08:24:45 -0400 Received: from fmmailgate01.web.de ([217.72.192.221]:38130) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1RFPli-0002UF-Lq for qemu-devel@nongnu.org; Sun, 16 Oct 2011 08:24:44 -0400 Received: from moweb001.kundenserver.de (moweb001.kundenserver.de [172.19.20.114]) by fmmailgate01.web.de (Postfix) with ESMTP id 556AD19CFD797 for ; Sun, 16 Oct 2011 14:22:49 +0200 (CEST) Message-ID: <4E9ACC94.2080505@web.de> Date: Sun, 16 Oct 2011 14:22:44 +0200 From: Jan Kiszka MIME-Version: 1.0 References: In-Reply-To: Content-Type: multipart/signed; micalg=pgp-sha1; protocol="application/pgp-signature"; boundary="------------enigE9B0B753F89A3FB6E8005B13" Subject: Re: [Qemu-devel] [PATCH v2 00/23] Rework i8259 and PC interrupt models List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: malc Cc: Blue Swirl , Anthony Liguori , qemu-devel , =?UTF-8?B?QW5kcmVhcyBGw6RyYmVy?= This is an OpenPGP/MIME signed message (RFC 2440 and 3156) --------------enigE9B0B753F89A3FB6E8005B13 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable On 2011-10-16 14:07, malc wrote: > On Sun, 16 Oct 2011, Blue Swirl wrote: >=20 >> Thanks, applied all. >> >> On Fri, Oct 7, 2011 at 7:19 AM, Jan Kiszka wr= ote: >>> Highlights of this series: >>> - generic i8259, now part of hwlib >>> - qdev conversion of i8259 >>> - fix for i8259 poll mode (and removal of PREP hack) >>> >>> The refactoring will also be important to instantiate i8259-kvm devic= es >>> for in-kernel irqchip acceleration one day. >>> >>> Changes in v2: >>> - kept PIC irq state update after reset but clarified why this >>> required and only valid here >>> - additional fix: Clear ELCR on reset >=20 > It's not cleared on reset on real hardware.. > http://www.mail-archive.com/qemu-devel@nongnu.org/msg04569.html It is, see Intel chipset specs. It is not cleared - and that was likely the bug you once saw - when only the PIC goes through reset, triggered via an ICWS. But that is handled as a separate case now, no need to worry. Jan --------------enigE9B0B753F89A3FB6E8005B13 Content-Type: application/pgp-signature; name="signature.asc" Content-Description: OpenPGP digital signature Content-Disposition: attachment; filename="signature.asc" -----BEGIN PGP SIGNATURE----- Version: GnuPG v2.0.16 (GNU/Linux) Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org/ iEYEARECAAYFAk6azJgACgkQitSsb3rl5xSVxACgvLFB149IOTvm+nt2g24WxsVm 9XQAoNU0MdRO7LWIRl9Lo/xzuWI+/KGa =kJro -----END PGP SIGNATURE----- --------------enigE9B0B753F89A3FB6E8005B13--