From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([140.186.70.92]:44644)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <mark.langsdorf@calxeda.com>) id 1Ribaq-0002Ly-Mf
	for qemu-devel@nongnu.org; Wed, 04 Jan 2012 19:54:09 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <mark.langsdorf@calxeda.com>) id 1Ribap-0008QW-8x
	for qemu-devel@nongnu.org; Wed, 04 Jan 2012 19:54:08 -0500
Received: from smtp201.dfw.emailsrvr.com ([67.192.241.201]:47972)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <mark.langsdorf@calxeda.com>) id 1Ribap-0008QP-2e
	for qemu-devel@nongnu.org; Wed, 04 Jan 2012 19:54:07 -0500
Message-ID: <4F04F4BD.2080809@calxeda.com>
Date: Wed, 04 Jan 2012 18:54:21 -0600
From: Mark Langsdorf <mark.langsdorf@calxeda.com>
MIME-Version: 1.0
References: <CAFEAcA9hLk2vvhvG2P0ez_mmXCa5uLdFpB=Byu4MfYsCXdEsvg@mail.gmail.com>
	<1325722484-14554-1-git-send-email-mark.langsdorf@calxeda.com>
	<CAFEAcA_A8wWcbg5HvsQt=9hJhvwq5x6pHbMMOHesK=9Lu7r3Jw@mail.gmail.com>
In-Reply-To: <CAFEAcA_A8wWcbg5HvsQt=9hJhvwq5x6pHbMMOHesK=9Lu7r3Jw@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH v8] arm: add dummy v7 cp15 registers
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>, "afaerber@suse.de" <afaerber@suse.de>

On 01/04/2012 06:22 PM, Peter Maydell wrote:
> On 5 January 2012 00:14, Mark Langsdorf <mark.langsdorf@calxeda.com> wrote:
>> Add dummy register support for the cp15, CRn=c15 registers and
>> for c1 SCR.
> 
> Can you drop the SCR code, please? This needs to be done properly
> as part of trustzone support, which is a different and rather larger
> kettle of fish.

I found out that the Highbank SoC model depends on the scr code
through four days of tedious debugging. Would it possible to keep
it in as a stub?

I'm still waiting on Kevin Wolf's review of the AHCI changes and
review of the last two patches from this series. I suppose I can
resubmit without scr and delay the SoC model for another while.

--Mark Langsdorf
Calxeda, Inc.