From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([208.118.235.92]:59490)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1SDKeV-0001mo-Mn
	for qemu-devel@nongnu.org; Thu, 29 Mar 2012 15:04:56 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1SDKeT-0005aJ-To
	for qemu-devel@nongnu.org; Thu, 29 Mar 2012 15:04:55 -0400
Received: from mail-qc0-f173.google.com ([209.85.216.173]:50259)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1SDKeT-0005Zu-Hh
	for qemu-devel@nongnu.org; Thu, 29 Mar 2012 15:04:53 -0400
Received: by qcsc20 with SMTP id c20so1601781qcs.4
	for <qemu-devel@nongnu.org>; Thu, 29 Mar 2012 12:04:51 -0700 (PDT)
Sender: Richard Henderson <rth7680@gmail.com>
Message-ID: <4F74B24F.5090108@twiddle.net>
Date: Thu, 29 Mar 2012 15:04:47 -0400
From: Richard Henderson <rth@twiddle.net>
MIME-Version: 1.0
References: <1332894743-27418-1-git-send-email-rth@twiddle.net>
	<1332894743-27418-13-git-send-email-rth@twiddle.net>
	<CAAu8pHtjKpC8MqZFtqVxHb0_-ophz2X8F7ndVfjhKUnzhcKixw@mail.gmail.com>
In-Reply-To: <CAAu8pHtjKpC8MqZFtqVxHb0_-ophz2X8F7ndVfjhKUnzhcKixw@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH 12/14] tcg-sparc: Use defines for
	temporaries.
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Blue Swirl <blauwirbel@gmail.com>
Cc: qemu-devel@nongnu.org

On 03/29/2012 02:56 PM, Blue Swirl wrote:
>> > +        tcg_out_arithi(s, TCG_REG_T1, rs1, 31, SHIFT_SRA);
>> > +        tcg_out_sety(s, TCG_REG_T1);
> By the way, since we assume V9+, this 32 bit division which uses the
> register y could be changed (in some later patch) to use nicer 64 bit
> division.
> 

Good spotting.

Although my next trick will be to make tcg changes such that v8plus can be a TCG_TARGET_REG_BITS == 64 host, and do proper 64-bit arithmetic in the %o/%g registers.


r~