From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([208.118.235.92]:39745) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Se6A3-0004lQ-AZ for qemu-devel@nongnu.org; Mon, 11 Jun 2012 11:04:16 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1Se69x-0003XJ-RS for qemu-devel@nongnu.org; Mon, 11 Jun 2012 11:04:06 -0400 Received: from mail-pb0-f45.google.com ([209.85.160.45]:57290) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Se69x-0003X9-LZ for qemu-devel@nongnu.org; Mon, 11 Jun 2012 11:04:01 -0400 Received: by pbbro12 with SMTP id ro12so6287692pbb.4 for ; Mon, 11 Jun 2012 08:04:00 -0700 (PDT) Message-ID: <4FD608DC.30301@codemonkey.ws> Date: Mon, 11 Jun 2012 10:03:56 -0500 From: Anthony Liguori MIME-Version: 1.0 References: <4FD208F6.3020307@codemonkey.ws> <4FD5EF75.7060707@us.ibm.com> <20120611143803.GA29685@edde.se.axis.com> In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Subject: Re: [Qemu-devel] [RFC] QOMification of AXI stream List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Peter Maydell Cc: Anthony Liguori , Michal Simek , "qemu-devel@nongnu.org Developers" , Peter Crosthwaite , Paul Brook , "Edgar E. Iglesias" , =?UTF-8?B?QW5kcmVhcyBGw6RyYmVy?= , John Williams On 06/11/2012 09:53 AM, Peter Maydell wrote: > On 11 June 2012 15:38, Edgar E. Iglesias wrote: >> On Mon, Jun 11, 2012 at 02:39:56PM +0100, Peter Maydell wrote: >>> Ideally the interface used by DMA controllers should be identical to >>> the interface used by CPUs to talk to the rest of the system: it's >>> exactly the same bus interface in hardware, after all. >> >> I thought we were talking about the interface between the DMA ctrl >> and the I/O (devices). Not between the DMA and the "memory" bus system. > > In hardware (at least for AXI) they're the same thing. A DMA > controller is a bus master, just like a CPU. They don't care > whether the slave is RAM or a device, they're just issuing > memory transactions to addresses. It looks like the AXI stream interface also includes a word array. I can't tell though whether this is just a decomposed scatter/gather list though. There doesn't appear to be a notion of an address though. You could make all operations go to address 0 though but it makes me wonder if that's stretching the concept of DMA a bit too much. Regards, Anthony Liguori > > -- PMM