From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([208.118.235.92]:59641)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <anthony@codemonkey.ws>) id 1SfGSj-0008GX-N7
	for qemu-devel@nongnu.org; Thu, 14 Jun 2012 16:16:15 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <anthony@codemonkey.ws>) id 1SfGSh-0003jn-Ks
	for qemu-devel@nongnu.org; Thu, 14 Jun 2012 16:16:13 -0400
Received: from mail-pb0-f45.google.com ([209.85.160.45]:33924)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <anthony@codemonkey.ws>) id 1SfGSh-0003jC-Dt
	for qemu-devel@nongnu.org; Thu, 14 Jun 2012 16:16:11 -0400
Received: by pbbro12 with SMTP id ro12so4465049pbb.4
	for <qemu-devel@nongnu.org>; Thu, 14 Jun 2012 13:16:08 -0700 (PDT)
Message-ID: <4FDA4683.6050809@codemonkey.ws>
Date: Thu, 14 Jun 2012 15:16:03 -0500
From: Anthony Liguori <anthony@codemonkey.ws>
MIME-Version: 1.0
References: <20120614195458.GB8244@redhat.com>
In-Reply-To: <20120614195458.GB8244@redhat.com>
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] q35 chipset support
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Jason Baron <jbaron@redhat.com>
Cc: yamahata@valinux.co.jp, alex.williamson@redhat.com, jan.kiszka@siemens.com, qemu-devel@nongnu.org, mst@redhat.com

On 06/14/2012 02:54 PM, Jason Baron wrote:
> Hi,
>
> I recently updated Isaku Yamahata's q35 patches to work on the latest qemu and
> seabios trees. On the qemu side, most of the changes revolved around updating
> to use QOM and updates to the memory API. I was also able to drop quite a few
> patches that had already been resolved by the current qemu tree.
>
> The trees seem pretty stable and can be found here:
>
> git://github.com/jibaron/q35-qemu.git
> git://github.com/jibaron/q35-seabios.git

I'm got the beginnings of a feature page started:

http://wiki.qemu.org/Features/Q35

The approach above will not work in a QOM world unfortunately.  We need to do 
quite a bit of ground work before adding another chipset.  The biggest task is 
converting devices to not require an ISA bus since ICH9 simply doesn't have an 
ISA bus.

You can hack things together to work without this, but the result is 
unmaintainable spaghetti (which is pretty close to what we already have today).

Once the QOM bus support gets merged, I'm going to send out an ISA bus 
refactoring which gets most of the platform devices away from ISA..

Regards,

Anthony Liguori