From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([208.118.235.92]:45683)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1UfV7x-0006hm-IM
	for qemu-devel@nongnu.org; Thu, 23 May 2013 09:00:22 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1UfV7u-0001pD-HI
	for qemu-devel@nongnu.org; Thu, 23 May 2013 09:00:17 -0400
Received: from cantor2.suse.de ([195.135.220.15]:56409 helo=mx2.suse.de)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1UfV1L-0006qX-6i
	for qemu-devel@nongnu.org; Thu, 23 May 2013 08:53:27 -0400
Message-ID: <519E1142.2080307@suse.de>
Date: Thu, 23 May 2013 14:53:22 +0200
From: =?UTF-8?B?QW5kcmVhcyBGw6RyYmVy?= <afaerber@suse.de>
MIME-Version: 1.0
References: <5141F36E.10004@huawei.com> <519DCEC8.8060000@huawei.com>
	<519E0D71.8090107@suse.de>
	<CAFEAcA8HS6Okm+moBQXih6L4yp6DfCA11QLvtJEjDPd3bLrdFQ@mail.gmail.com>
In-Reply-To: <CAFEAcA8HS6Okm+moBQXih6L4yp6DfCA11QLvtJEjDPd3bLrdFQ@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] [PATCH 0/4] ARM aarch64 TCG target VERSION 2
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: Paolo Bonzini <pbonzini@redhat.com>, Claudio Fontana <claudio.fontana@huawei.com>, qemu-devel@nongnu.org, Richard Henderson <rth@twiddle.net>

Am 23.05.2013 14:50, schrieb Peter Maydell:
> On 23 May 2013 13:37, Andreas F=C3=A4rber <afaerber@suse.de> wrote:
>> If Big Endian targets are not yet supported, should this rather be an
>> RFC? Or is that just about some unimplemented opcodes?
>=20
> I'm happy for us to wait until an actual big-endian system
> running Linux appears before we worry about it. #error if anybody
> tries it is perfectly fine. (I would be surprised if we got
> it right for the 32 bit bigendian hosts, for that matter:
> there simply aren't really any systems out there running
> big-endian Linux ARM which you could test it on.)

I was worried about Big Endian QEMU targets (ppc, sparc, etc.), not
about Big Endian ARM hosts. If only half our targets are supported by a
TCG backend, then the default target list is busted, whether hardcoded
or default-configs-generated.

Andreas

--=20
SUSE LINUX Products GmbH, Maxfeldstr. 5, 90409 N=C3=BCrnberg, Germany
GF: Jeff Hawn, Jennifer Guild, Felix Imend=C3=B6rffer; HRB 16746 AG N=C3=BC=
rnberg