From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([208.118.235.92]:56389) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1UgtIs-00077q-Na for qemu-devel@nongnu.org; Mon, 27 May 2013 05:01:25 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1UgtIn-0006FS-Mz for qemu-devel@nongnu.org; Mon, 27 May 2013 05:01:18 -0400 Received: from mx1.redhat.com ([209.132.183.28]:60081) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1UgtIn-0006FG-ED for qemu-devel@nongnu.org; Mon, 27 May 2013 05:01:13 -0400 Message-ID: <51A320C9.9050705@redhat.com> Date: Mon, 27 May 2013 11:00:57 +0200 From: Gerd Hoffmann MIME-Version: 1.0 References: <1369194397-608-1-git-send-email-lig.fnst@cn.fujitsu.com> <1369194397-608-3-git-send-email-lig.fnst@cn.fujitsu.com> <20130522052854.GB12536@valinux.co.jp> <1369201061.5142.154.camel@liguang.fnst.cn.fujitsu.com> <20130524012442.GH22054@valinux.co.jp> <1369360963.5142.207.camel@liguang.fnst.cn.fujitsu.com> In-Reply-To: <1369360963.5142.207.camel@liguang.fnst.cn.fujitsu.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable Subject: Re: [Qemu-devel] [PATCH 2/4] acpi/gpe: expand bits of gpe register List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: li guang Cc: Anthony Liguori , Stefan Berger , Joel Schopp , "Michael S. Tsirkin" , qemu-devel@nongnu.org, Bruce Rogers , Isaku Yamahata , Paolo Bonzini , =?UTF-8?B?QW5kcmVhcyBGw6RyYmU=?= =?UTF-8?B?cg==?= On 05/24/13 04:02, li guang wrote: > =E5=9C=A8 2013-05-24=E4=BA=94=E7=9A=84 10:24 +0900=EF=BC=8CIsaku Yamaha= ta=E5=86=99=E9=81=93=EF=BC=9A >> On Wed, May 22, 2013 at 01:37:41PM +0800, li guang wrote: >>> =E5=9C=A8 2013-05-22=E4=B8=89=E7=9A=84 14:28 +0900=EF=BC=8CIsaku Yama= hata=E5=86=99=E9=81=93=EF=BC=9A >>>> Why? >>>> And it breaks pointer operation like >>> >>> the fact is I can't guess why gpe->sts is defined uint8_t=20 >>> but the real hardware is 32-bit width. >> >> Which section of ACPI spec? >=20 > seems ACPI SPEC does not define the length, > but, real hardware does, e.g. ICH9. Still fail to see what exactly you are trying to fix. qemu can continue work with uint8_t internally just fine. memory api will split dword access by guests into 4 byte accesses. ich9_gpe_ops looks correct. >>> I expand it to 32 because the future usage for me will=20 >>> access bit beyond 8. gpe->sts is an array, so you already have more than 8 bits. >> I don't have strong opinion wheter uint8_t or uint32_t. >> But the current patch is broken as the pointer offset=20 >> operation needs to be fixed. Oh, and it breaks live migration too. cheers, Gerd