From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:44740)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <sebastian.huber@embedded-brains.de>)
	id 1VLtTr-0006PG-EM
	for qemu-devel@nongnu.org; Tue, 17 Sep 2013 07:30:15 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <sebastian.huber@embedded-brains.de>)
	id 1VLtTk-0006hl-Th
	for qemu-devel@nongnu.org; Tue, 17 Sep 2013 07:30:07 -0400
Received: from host-82-135-62-35.customer.m-online.net ([82.135.62.35]:56728
	helo=mail.embedded-brains.de) by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <sebastian.huber@embedded-brains.de>)
	id 1VLtTk-0006hS-MB
	for qemu-devel@nongnu.org; Tue, 17 Sep 2013 07:30:00 -0400
Message-ID: <52383D34.2030407@embedded-brains.de>
Date: Tue, 17 Sep 2013 13:29:56 +0200
From: Sebastian Huber <sebastian.huber@embedded-brains.de>
MIME-Version: 1.0
References: <cover.1373429432.git.peter.crosthwaite@xilinx.com>
	<8549a20530b9331af1c3d725f4cb9a3e4fe3a9b2.1373429432.git.peter.crosthwaite@xilinx.com>
	<5237251B.1090801@embedded-brains.de>
	<CAFEAcA_Oi7ug3CV0_z-i_phniRQ=fkUi4sXzhxFNt9b1eEBSJw@mail.gmail.com>
In-Reply-To: <CAFEAcA_Oi7ug3CV0_z-i_phniRQ=fkUi4sXzhxFNt9b1eEBSJw@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] [PATCH v1 4/4] target-arm: Add CP15 VBAR support
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: QEMU Developers <qemu-devel@nongnu.org>

On 2013-09-17 10:37, Peter Maydell wrote:
> In any case a new arm_features bit is hardly a big deal: the actual
> question is whether it makes sense to provide this register that
> shouldn't really exist for the cpu configurations we're modelling.

I use Qemu to run unit tests for a real-time operating system that runs o=
n real=20
Xilinx Zynq or Altera Cyclone-V for example.  Both systems use an ARM=20
Cortex-A9MPCore with Security Extensions.  The operating system will run =
in=20
secure mode all the time within a single address space and one-to-one map=
ped=20
addresses.  Everything we use from this Security Extensions is the VBAR. =
 So=20
for me the only missing Qemu feature is the VBAR if I want to use nearly =
the=20
same binary on Qemu and the real hardware.

--=20
Sebastian Huber, embedded brains GmbH

Address : Dornierstr. 4, D-82178 Puchheim, Germany
Phone   : +49 89 189 47 41-16
Fax     : +49 89 189 47 41-09
E-Mail  : sebastian.huber@embedded-brains.de
PGP     : Public key available on request.

Diese Nachricht ist keine gesch=C3=A4ftliche Mitteilung im Sinne des EHUG=
.