From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:48430)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1VPdjk-0001gv-TP
	for qemu-devel@nongnu.org; Fri, 27 Sep 2013 15:30:11 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1VPdjY-0002pW-TL
	for qemu-devel@nongnu.org; Fri, 27 Sep 2013 15:30:00 -0400
Received: from mail-ye0-x22c.google.com ([2607:f8b0:4002:c04::22c]:63150)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1VPdjY-0002pP-Nt
	for qemu-devel@nongnu.org; Fri, 27 Sep 2013 15:29:48 -0400
Received: by mail-ye0-f172.google.com with SMTP id m12so999694yen.31
	for <qemu-devel@nongnu.org>; Fri, 27 Sep 2013 12:29:48 -0700 (PDT)
Sender: Richard Henderson <rth7680@gmail.com>
Message-ID: <5245DCA7.7050604@twiddle.net>
Date: Fri, 27 Sep 2013 12:29:43 -0700
From: Richard Henderson <rth@twiddle.net>
MIME-Version: 1.0
References: <1380242934-20953-1-git-send-email-agraf@suse.de>
	<1380242934-20953-25-git-send-email-agraf@suse.de>
In-Reply-To: <1380242934-20953-25-git-send-email-agraf@suse.de>
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH 24/60] AArch64: Add SIMD ushll instruction
	emulation
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Alexander Graf <agraf@suse.de>
Cc: Peter Maydell <peter.maydell@linaro.org>, Michael Matz <matz@suse.de>, qemu-devel@nongnu.org, C Fontana <claudio.fontana@linaro.org>, Dirk Mueller <dmueller@suse.de>, Laurent Desnogues <laurent.desnogues@gmail.com>, Christoffer Dall <christoffer.dall@linaro.org>

On 09/26/2013 05:48 PM, Alexander Graf wrote:
> +    for (i = 0; i < (8 / ebytes); i++) {
> +        simd_ld(tcg_tmp, freg_offs_n + (i * ebytes), size);
> +        tcg_gen_shli_i64(tcg_tmp, tcg_tmp, shift);
> +        simd_st(tcg_tmp, freg_offs_d + (i * ebytes * 2), size + 1);
> +    }

Are we really going to open-code all of the simd insns?

If so, then it makes me wonder if we ought to handle them as tcg registers
instead of continually loading and storing into the backing storage.


r~