qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Richard Henderson <rth@twiddle.net>
To: Alexander Graf <agraf@suse.de>
Cc: Peter Maydell <peter.maydell@linaro.org>,
	Michael Matz <matz@suse.de>,
	qemu-devel@nongnu.org, C Fontana <claudio.fontana@linaro.org>,
	Dirk Mueller <dmueller@suse.de>,
	Laurent Desnogues <laurent.desnogues@gmail.com>,
	Christoffer Dall <christoffer.dall@linaro.org>
Subject: Re: [Qemu-devel] [PATCH 46/60] AArch64: Add rev instruction family emulation
Date: Fri, 27 Sep 2013 14:07:41 -0700	[thread overview]
Message-ID: <5245F39D.9000700@twiddle.net> (raw)
In-Reply-To: <1380242934-20953-47-git-send-email-agraf@suse.de>

On 09/26/2013 05:48 PM, Alexander Graf wrote:
> This patch adds emlulation support for rev and rbit instructions.
> 
> Signed-off-by: Alexander Graf <agraf@suse.de>
> ---
>  target-arm/helper-a64.c    | 19 +++++++++++++++++++
>  target-arm/helper-a64.h    |  1 +
>  target-arm/translate-a64.c | 38 ++++++++++++++++++++++++++++++++++++++
>  3 files changed, 58 insertions(+)
> 
> diff --git a/target-arm/helper-a64.c b/target-arm/helper-a64.c
> index a56ce75..e20b89f 100644
> --- a/target-arm/helper-a64.c
> +++ b/target-arm/helper-a64.c
> @@ -237,3 +237,22 @@ int64_t HELPER(sdiv64)(int64_t num, int64_t den)
>        return LLONG_MIN;
>      return num / den;
>  }
> +
> +uint64_t HELPER(rbit64)(uint64_t x)
> +{
> +    x =  ((x & 0xff00000000000000ULL) >> 56)
> +       | ((x & 0x00ff000000000000ULL) >> 40)
> +       | ((x & 0x0000ff0000000000ULL) >> 24)
> +       | ((x & 0x000000ff00000000ULL) >> 8)
> +       | ((x & 0x00000000ff000000ULL) << 8)
> +       | ((x & 0x0000000000ff0000ULL) << 24)
> +       | ((x & 0x000000000000ff00ULL) << 40)
> +       | ((x & 0x00000000000000ffULL) << 56);

This first step is of course bswap64, no?

> +    case 0x0: /* RBIT */
> +        if (is_32bit) {
> +            tcg_tmp = tcg_temp_new_i32();
> +            tcg_gen_trunc_i64_i32(tcg_tmp, cpu_reg(rn));
> +            gen_helper_rbit(tcg_tmp, tcg_tmp);
> +            tcg_gen_extu_i32_i64(cpu_reg(rd), tcg_tmp);
> +            tcg_temp_free_i32(tcg_tmp);
> +        } else {
> +            gen_helper_rbit64(cpu_reg(rd), cpu_reg(rn));
> +        }

I suppose that works.  Alternately, compute as

    rd = rbit64(rn << 32);

> +    case 0x1: /* REV16 */
> +        tcg_gen_bswap16_i64(cpu_reg(rd), cpu_reg(rn));
> +        break;
> +    case 0x2: /* REV32 */
> +        tcg_gen_bswap32_i64(cpu_reg(rd), cpu_reg(rn));
> +        break;

Aren't these two wrong?  Doesn't revN swap pairs of N bits
all the way up the register?  See gen_rev16 for A32.

Certainly one could use bswap32_i64 for REV32 if is_32bit.


r~

  reply	other threads:[~2013-09-27 21:08 UTC|newest]

Thread overview: 115+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-09-27  0:47 [Qemu-devel] [PATCH 00/60] AArch64 TCG emulation support Alexander Graf
2013-09-27  0:47 ` [Qemu-devel] [PATCH 01/60] arm: Use symbolic device names for vfp cmp Alexander Graf
2013-09-27  0:47 ` [Qemu-devel] [PATCH 02/60] arm: Give the fpscr rounding modes names Alexander Graf
2013-09-27  0:47 ` [Qemu-devel] [PATCH 03/60] arm: Split VFP cmp from FPSCR setting Alexander Graf
2013-09-27 14:05   ` Richard Henderson
2013-09-27 22:38     ` Richard Henderson
2013-09-27  0:47 ` [Qemu-devel] [PATCH 04/60] arm: Add AArch64 disassembler stub Alexander Graf
2013-09-27 14:07   ` Richard Henderson
2013-09-27  0:47 ` [Qemu-devel] [PATCH 05/60] softfloat: Add stubs for int16 conversion Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 06/60] AArch64: Add set_pc cpu method Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 07/60] ARM: Add 64bit VFP handling Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 08/60] AArch64: Add support to print VFP registers in CPU Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 09/60] AArch64: Add b and bl handling Alexander Graf
2013-09-27  9:11   ` Claudio Fontana
2013-09-27 14:40   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 10/60] AArch64: Add handling for br instructions Alexander Graf
2013-09-27 14:51   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 11/60] AArch64: Add STP instruction emulation Alexander Graf
2013-09-27 17:38   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 12/60] AArch64: Add ldarx style " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 13/60] AArch64: Add stubs for a64 specific helpers Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 14/60] AArch64: Add orr instruction emulation Alexander Graf
2013-09-27 18:25   ` Richard Henderson
2013-10-31  0:29     ` Alexander Graf
2013-10-31  1:44       ` Peter Maydell
2013-11-18 10:15     ` Claudio Fontana
2013-11-18 10:37       ` Laurent Desnogues
2013-11-18 13:12       ` Michael Matz
2013-11-18 13:15         ` Peter Maydell
2013-11-18 13:24           ` Claudio Fontana
2013-11-18 13:46           ` Michael Matz
2013-11-18 13:49             ` Peter Maydell
2013-11-18 13:43         ` Claudio Fontana
2013-11-18 13:44           ` Peter Maydell
2013-11-18 13:55           ` Michael Matz
2013-11-18 19:51             ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 15/60] AArch64: Add add instruction family emulation Alexander Graf
2013-09-27 18:51   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 16/60] AArch64: Add emulation for SIMD ld/st multiple Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 17/60] AArch64: Add dup GPR->Vec instruction emulation Alexander Graf
2013-09-27 18:55   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 18/60] AArch64: Add umov " Alexander Graf
2013-09-27 18:56   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 19/60] AArch64: Add ins GPR->Vec " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 20/60] AArch64: Add SIMD ORR family " Alexander Graf
2013-09-27 19:21   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 21/60] AArch64: Convert SIMD load/store to common function Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 22/60] AArch64: Add AdvSIMD scalar three same group handling Alexander Graf
2013-09-27 19:24   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 23/60] AArch64: Add AdvSIMD modified immediate " Alexander Graf
2013-11-19 20:23   ` Janne Grunau
2013-09-27  0:48 ` [Qemu-devel] [PATCH 24/60] AArch64: Add SIMD ushll instruction emulation Alexander Graf
2013-09-27 19:29   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 25/60] AArch64: Add SIMD shl " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 26/60] AArch64: Add ADR " Alexander Graf
2013-11-19 17:17   ` Claudio Fontana
2013-11-19 17:52     ` Claudio Fontana
2013-11-19 18:03       ` Peter Maydell
2013-11-19 18:09         ` Peter Maydell
2013-11-20 14:40     ` Michael Matz
2013-09-27  0:48 ` [Qemu-devel] [PATCH 27/60] AArch64: Add addi " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 28/60] AArch64: Add movi " Alexander Graf
2013-09-27 19:38   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 29/60] AArch64: Add orri " Alexander Graf
2013-09-27 19:42   ` Richard Henderson
2013-11-26 11:56     ` Claudio Fontana
2013-11-26 12:05       ` Laurent Desnogues
2013-11-27 21:56       ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 30/60] AArch64: Add extr " Alexander Graf
2013-09-27 19:45   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 31/60] AArch64: Add bfm family " Alexander Graf
2013-09-27 20:01   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 32/60] AArch64: Add svc " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 33/60] AArch64: Add bc " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 34/60] AArch64: Add b.cond " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 35/60] AArch64: Add mrs " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 36/60] AArch64: Add msr " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 37/60] AArch64: Add hint " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 38/60] AArch64: Add stub barrier " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 39/60] AArch64: Add stub sys " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 40/60] AArch64: Add tbz " Alexander Graf
2013-09-27 20:50   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 41/60] AArch64: Add ldr/str instruction family emulation Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 42/60] AArch64: Add literal ld instruction emulation Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 43/60] AArch64: Add cinc " Alexander Graf
2013-09-27 20:52   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 44/60] AArch64: Add division instruction family emulation Alexander Graf
2013-09-27 20:54   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 45/60] AArch64: Add shift " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 46/60] AArch64: Add rev " Alexander Graf
2013-09-27 21:07   ` Richard Henderson [this message]
2013-09-27  0:48 ` [Qemu-devel] [PATCH 47/60] AArch64: Add clz instruction emulation Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 48/60] AArch64: Add 0x1a encoding of add instructions Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 49/60] AArch64: Add "Data-processing (3 source)" instruction Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 50/60] AArch64: Add "Floating-point<->fixed-point Alexander Graf
2013-11-19 20:41   ` Janne Grunau
2013-11-20 14:47     ` Michael Matz
2013-11-21 12:34       ` Janne Grunau
2013-11-21 12:40         ` Peter Maydell
2013-09-27  0:48 ` [Qemu-devel] [PATCH 51/60] AArch64: Add fmov (scalar, immediate) instruction Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 52/60] AArch64: Add "Floating-point<->integer conversions" Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 53/60] AArch64: Add "Floating-point compare" instruction Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 54/60] AArch64: Add "Floating-point data-processing (1 Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 55/60] " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 56/60] AArch64: Add "Floating-point data-processing (2 Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 57/60] " Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 58/60] AArch64: Add "ADD (vector)" instruction emulation Alexander Graf
2013-09-27  0:48 ` [Qemu-devel] [PATCH 59/60] AArch64: Add "Floating-point data-processing (3 Alexander Graf
2013-09-27 21:34   ` Richard Henderson
2013-09-27  0:48 ` [Qemu-devel] [PATCH 60/60] " Alexander Graf
2013-09-27  1:02 ` [Qemu-devel] [PATCH 00/60] AArch64 TCG emulation support Alexander Graf
2013-09-27  2:30   ` Peter Maydell
2013-09-27 10:39     ` Alexander Graf
2013-10-16 19:54 ` Edgar E. Iglesias
2013-10-17 12:23   ` Alexander Graf

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=5245F39D.9000700@twiddle.net \
    --to=rth@twiddle.net \
    --cc=agraf@suse.de \
    --cc=christoffer.dall@linaro.org \
    --cc=claudio.fontana@linaro.org \
    --cc=dmueller@suse.de \
    --cc=laurent.desnogues@gmail.com \
    --cc=matz@suse.de \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).