qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Tom Musta <tommusta@gmail.com>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: "qemu-ppc@nongnu.org" <qemu-ppc@nongnu.org>,
	QEMU Developers <qemu-devel@nongnu.org>
Subject: Re: [Qemu-devel] [V4 PATCH 02/22] softfloat: Add float32_to_uint64()
Date: Fri, 20 Dec 2013 14:07:06 -0600	[thread overview]
Message-ID: <52B4A36A.4060200@gmail.com> (raw)
In-Reply-To: <CAFEAcA-K_p=9KbbvVN4ybfBiq7eGpQpaEqfTu1+tqbMYdnzi4A@mail.gmail.com>

On 12/19/2013 3:31 PM, Peter Maydell wrote:
> On 18 December 2013 20:19, Tom Musta <tommusta@gmail.com> wrote:
>> This patch adds the float32_to_uint64() routine, which converts a
>> 32-bit floating point number to an unsigned 64 bit number.
>>
>> This contribution can be licensed under either the softfloat-2a or -2b
>> license.
>>
>> V2: Reduced patch to just this single routine per feedback from Peter
>> Maydell.
>>
>> V4: Now passing sign to roundAndPackUint64()
>>
>> Signed-off-by: Tom Musta <tommusta@gmail.com>
>> ---
>>  fpu/softfloat.c         |   45 +++++++++++++++++++++++++++++++++++++++++++++
>>  include/fpu/softfloat.h |    1 +
>>  2 files changed, 46 insertions(+), 0 deletions(-)
>>
>> diff --git a/fpu/softfloat.c b/fpu/softfloat.c
>> index ec23908..1ff59d0 100644
>> --- a/fpu/softfloat.c
>> +++ b/fpu/softfloat.c
>> @@ -1558,6 +1558,51 @@ int64 float32_to_int64( float32 a STATUS_PARAM )
>>
>>  /*----------------------------------------------------------------------------
>>  | Returns the result of converting the single-precision floating-point value
>> +| `a' to the 64-bit unsigned integer format.  The conversion is
>> +| performed according to the IEC/IEEE Standard for Binary Floating-Point
>> +| Arithmetic---which means in particular that the conversion is rounded
>> +| according to the current rounding mode.  If `a' is a NaN, the largest
>> +| unsigned integer is returned.  Otherwise, if the conversion overflows, the
>> +| largest unsigned integer is returned.  If the 'a' is negative, zero is
>> +| returned.
>> +*----------------------------------------------------------------------------*/
>> +
>> +uint64 float32_to_uint64(float32 a STATUS_PARAM)
>> +{
>> +    flag aSign;
>> +    int_fast16_t aExp, shiftCount;
>> +    uint32_t aSig;
>> +    uint64_t aSig64, aSigExtra;
>> +    a = float32_squash_input_denormal(a STATUS_VAR);
>> +
>> +    aSig = extractFloat32Frac(a);
>> +    aExp = extractFloat32Exp(a);
>> +    aSign = extractFloat32Sign(a);
>> +    if (aSign) {
>> +        if (aExp) {
>> +            float_raise(float_flag_invalid STATUS_VAR);
> 
> NaNs with the sign bit set will wind up in this case and return 0
> rather than largest-unsigned-integer.
> 
> Also it seems like this code says "negative inputs return
> zero if they're denormal or signal Invalid and return 0
> if they're not". Are you sure this does the right thing for
> (a) values which are not denormal but are close enough
> to zero to round to it and (b) different rounding modes?
> 
>> +        } else if (aSig) { /* negative denormalized */
>> +            float_raise(float_flag_inexact STATUS_VAR);
>> +        }
>> +        return 0;
>> +    }
>> +    shiftCount = 0xBE - aExp;
>> +    if (aExp) {
>> +        aSig |= 0x00800000;
>> +    }
>> +    if (shiftCount < 0) {
>> +        float_raise(float_flag_invalid STATUS_VAR);
>> +        return (int64_t)LIT64(0xFFFFFFFFFFFFFFFF);
>> +    }
>> +
>> +    aSig64 = aSig;
>> +    aSig64 <<= 40;
>> +    shift64ExtraRightJamming(aSig64, 0, shiftCount, &aSig64, &aSigExtra);
>> +    return roundAndPackUint64(aSign, aSig64, aSigExtra STATUS_VAR);
>> +}
> 
> thanks
> -- PMM
> 

Peter:  I agree ... this still isn't quite right.

  reply	other threads:[~2013-12-20 20:07 UTC|newest]

Thread overview: 31+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-12-18 20:18 [Qemu-devel] [V4 PATCH 00/22] PowerPC VSX Stage 3 Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 01/22] softfloat: Fix float64_to_uint64 Tom Musta
2013-12-19 22:11   ` Peter Maydell
2013-12-20 20:05     ` [Qemu-devel] [Qemu-ppc] " Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 02/22] softfloat: Add float32_to_uint64() Tom Musta
2013-12-19 21:31   ` Peter Maydell
2013-12-20 20:07     ` Tom Musta [this message]
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 03/22] softfloat: Fix float64_to_uint64_round_to_zero Tom Musta
2013-12-19 21:43   ` Peter Maydell
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 04/22] softfloat: Fix float64_to_uint32 Tom Musta
2013-12-19 21:48   ` Peter Maydell
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 05/22] softfloat: Fix float64_to_uint32_round_to_zero Tom Musta
2013-12-19 21:41   ` Peter Maydell
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 06/22] target-ppc: Add set_fprf Argument to fload_invalid_op_excp() Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 07/22] target-ppc: General Support for VSX Helpers Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 08/22] target-ppc: Add VSX ISA2.06 xadd/xsub Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 09/22] target-ppc: Add VSX ISA2.06 xmul Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 10/22] target-ppc: Add VSX ISA2.06 xdiv Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 11/22] target-ppc: Add VSX ISA2.06 xre Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 12/22] target-ppc: Add VSX ISA2.06 xsqrt Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 13/22] target-ppc: Add VSX ISA2.06 xrsqrte Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 14/22] target-ppc: Add VSX ISA2.06 xtdiv Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 15/22] target-ppc: Add VSX ISA2.06 xtsqrt Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 16/22] target-ppc: Add VSX ISA2.06 Multiply Add Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 17/22] target-ppc: Add VSX xscmp*dp Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 18/22] target-ppc: Add VSX xmax/xmin Instructions Tom Musta
2013-12-24 16:23   ` Richard Henderson
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 19/22] target-ppc: Add VSX Vector Compare Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 20/22] target-ppc: Add VSX Floating Point to Floating Point Conversion Instructions Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 21/22] target-ppc: Add VSX ISA2.06 Integer " Tom Musta
2013-12-18 20:19 ` [Qemu-devel] [V4 PATCH 22/22] target-ppc: Add VSX Rounding Instructions Tom Musta

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=52B4A36A.4060200@gmail.com \
    --to=tommusta@gmail.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-ppc@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).