From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:48237) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1W2k3Y-00047n-Ks for qemu-devel@nongnu.org; Mon, 13 Jan 2014 11:08:09 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1W2k3T-0000dQ-QN for qemu-devel@nongnu.org; Mon, 13 Jan 2014 11:08:04 -0500 Received: from mail-qc0-x22f.google.com ([2607:f8b0:400d:c01::22f]:58553) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1W2k3T-0000cQ-Kx for qemu-devel@nongnu.org; Mon, 13 Jan 2014 11:07:59 -0500 Received: by mail-qc0-f175.google.com with SMTP id x13so5434666qcv.20 for ; Mon, 13 Jan 2014 08:07:58 -0800 (PST) Sender: Richard Henderson Message-ID: <52D40F57.7050705@twiddle.net> Date: Mon, 13 Jan 2014 08:07:51 -0800 From: Richard Henderson MIME-Version: 1.0 References: <1389622396-32282-1-git-send-email-peter.maydell@linaro.org> <1389622396-32282-2-git-send-email-peter.maydell@linaro.org> In-Reply-To: <1389622396-32282-2-git-send-email-peter.maydell@linaro.org> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Subject: Re: [Qemu-devel] [PATCH v2 01/10] target-arm: A64: Add SIMD ld/st multiple List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Peter Maydell , qemu-devel@nongnu.org Cc: patches@linaro.org, Michael Matz , Alexander Graf , Claudio Fontana , Dirk Mueller , Will Newton , Laurent Desnogues , =?UTF-8?B?QWxleCBCZW5uw6ll?= , kvmarm@lists.cs.columbia.edu, Christoffer Dall On 01/13/2014 06:13 AM, Peter Maydell wrote: > From: Alex Bennée > > This adds support support for the SIMD load/store > multiple category of instructions. > > This also brings in a couple of helper functions for manipulating > sections of the SIMD registers: > > * do_vec_get - fetch value from a slice of a vector register > * do_vec_set - set a slice of a vector register > > which use vec_reg_offset for consistent processing of offsets in an > endian aware manner. There are also additional helpers: > > * do_vec_ld - load value into SIMD > * do_vec_st - store value from SIMD > > which load or store a slice of a vector register to memory. > These don't zero extend like the fp variants. > > Signed-off-by: Alex Bennée > Signed-off-by: Peter Maydell > --- > public v1->v2 changes: > removed stray double-spacing > fixed incorrect handling of rn==sp, cleaned up tcg_rn code > --- > target-arm/translate-a64.c | 250 ++++++++++++++++++++++++++++++++++++++++++++- > 1 file changed, 248 insertions(+), 2 deletions(-) Reviewed-by: Richard Henderson r~