From: "Andreas Färber" <afaerber@suse.de>
To: edgar.iglesias@gmail.com, qemu-devel@nongnu.org
Subject: Re: [Qemu-devel] [PATCH 1/6] cris: Add a CRISv32 default "any" CPU for user mode emulation
Date: Mon, 03 Feb 2014 12:44:03 +0100 [thread overview]
Message-ID: <52EF8103.9030702@suse.de> (raw)
In-Reply-To: <1391310292-18008-2-git-send-email-edgar.iglesias@gmail.com>
Hi,
Am 02.02.2014 04:04, schrieb edgar.iglesias@gmail.com:
> From: "Edgar E. Iglesias" <edgar.iglesias@xilinx.com>
>
> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
> ---
> target-cris/cpu.c | 7 +++++++
> 1 file changed, 7 insertions(+)
>
> diff --git a/target-cris/cpu.c b/target-cris/cpu.c
> index 44301a4..21f1860 100644
> --- a/target-cris/cpu.c
> +++ b/target-cris/cpu.c
> @@ -239,7 +239,14 @@ static const TypeInfo cris_cpu_model_type_infos[] = {
> .name = TYPE("crisv32"),
> .parent = TYPE_CRIS_CPU,
> .class_init = crisv32_cpu_class_init,
> + },
> +#if defined(CONFIG_USER_ONLY)
> + {
> + .name = TYPE("any"),
> + .parent = TYPE_CRIS_CPU,
> + .class_init = crisv32_cpu_class_init,
> }
If this model is supposed to be exactly the same as crisv32, I would
recommend to make this an alias handled in CRISCPU::class_by_name()
rather than a distinct QOM type.
Regards,
Andreas
> +#endif
> };
>
> #undef TYPE
--
SUSE LINUX Products GmbH, Maxfeldstr. 5, 90409 Nürnberg, Germany
GF: Jeff Hawn, Jennifer Guild, Felix Imendörffer; HRB 16746 AG Nürnberg
next prev parent reply other threads:[~2014-02-03 11:44 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-02-02 3:04 [Qemu-devel] [PATCH 0/6] CRIS queue edgar.iglesias
2014-02-02 3:04 ` [Qemu-devel] [PATCH 1/6] cris: Add a CRISv32 default "any" CPU for user mode emulation edgar.iglesias
2014-02-03 11:02 ` Riku Voipio
2014-02-03 12:12 ` Edgar E. Iglesias
2014-02-03 11:44 ` Andreas Färber [this message]
2014-02-03 13:22 ` Edgar E. Iglesias
2014-02-02 3:04 ` [Qemu-devel] [PATCH 2/6] cris: Abort when a v10 takes interrupts while in a delayslot edgar.iglesias
2014-02-02 3:04 ` [Qemu-devel] [PATCH 3/6] cris: Add interrupt signals to the CPU device edgar.iglesias
2014-02-02 23:54 ` Peter Crosthwaite
2014-02-02 3:04 ` [Qemu-devel] [PATCH 4/6] axis-dev88: Connect the PIC upstream IRQs directly to the CPU edgar.iglesias
2014-02-02 23:54 ` Peter Crosthwaite
2014-02-02 3:04 ` [Qemu-devel] [PATCH 5/6] cris: Remove the CRIS PIC glue edgar.iglesias
2014-02-02 23:54 ` Peter Crosthwaite
2014-02-02 3:04 ` [Qemu-devel] [PATCH 6/6] linux-user: Fix trampoline code for CRIS edgar.iglesias
2014-02-03 10:49 ` Riku Voipio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=52EF8103.9030702@suse.de \
--to=afaerber@suse.de \
--cc=edgar.iglesias@gmail.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).