From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:48642)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1WObQV-00031D-Ei
	for qemu-devel@nongnu.org; Fri, 14 Mar 2014 19:22:13 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1WObQP-0003du-L7
	for qemu-devel@nongnu.org; Fri, 14 Mar 2014 19:22:07 -0400
Received: from mail-qa0-x236.google.com ([2607:f8b0:400d:c00::236]:36458)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1WObQP-0003dm-9R
	for qemu-devel@nongnu.org; Fri, 14 Mar 2014 19:22:01 -0400
Received: by mail-qa0-f54.google.com with SMTP id w8so3245408qac.13
	for <qemu-devel@nongnu.org>; Fri, 14 Mar 2014 16:22:00 -0700 (PDT)
Sender: Richard Henderson <rth7680@gmail.com>
Message-ID: <53238F0E.4070608@twiddle.net>
Date: Fri, 14 Mar 2014 16:21:50 -0700
From: Richard Henderson <rth@twiddle.net>
MIME-Version: 1.0
References: <1394822294-14837-1-git-send-email-peter.maydell@linaro.org>
In-Reply-To: <1394822294-14837-1-git-send-email-peter.maydell@linaro.org>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Subject: Re: [Qemu-devel] [PATCH v2 00/25] A64: Neon patches, sixth set
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>, qemu-devel@nongnu.org
Cc: Peter Crosthwaite <peter.crosthwaite@xilinx.com>, patches@linaro.org, Michael Matz <matz@suse.de>, Alexander Graf <agraf@suse.de>, Will Newton <will.newton@linaro.org>, Dirk Mueller <dmueller@suse.de>, Laurent Desnogues <laurent.desnogues@gmail.com>, =?UTF-8?B?QWxleCBCZW5uw6ll?= <alex.bennee@linaro.org>, kvmarm@lists.cs.columbia.edu, Christoffer Dall <christoffer.dall@linaro.org>

On 03/14/2014 11:37 AM, Peter Maydell wrote:
> Alex Bennée (11):
>   target-arm: A64: Fix bug in add_sub_ext handling of rn
>   target-arm: A64: Add last AdvSIMD Integer to FP ops
>   target-arm: A64: Add FSQRT to C3.6.17 (two misc)
>   target-arm: A64: Add remaining CLS/Z vector ops
>   target-arm: A64: Saturating and narrowing shift ops
>   target-arm: A64: Add FRECPX (reciprocal exponent)
>   softfloat: export squash_input_denormal functions
>   target-arm: A64: Implement AdvSIMD reciprocal estimate insns URECPE,
>     FRECPE
>   target-arm: A64: Move handle_2misc_narrow function
>   target-arm: A64: Implement scalar saturating narrow ops
>   target-arm: A64: Add [UF]RSQRTE (reciprocal root estimate)
> 
> Peter Maydell (14):
>   target-arm: A64: Implement PMULL instruction
>   target-arm: A64: Implement SADDLP, UADDLP, SADALP, UADALP
>   target-arm: A64: Implement SHLL, SHLL2
>   target-arm: A64: Implement FCVT[NMAPZ][SU] SIMD instructions
>   target-arm: A64: Implement FCVTN
>   target-arm: A64: Implement FCVTL
>   target-arm: A64: List unsupported shift-imm opcodes
>   target-arm: A64: Implement SRI
>   target-arm: A64: Implement FRINT*
>   exec-all.h: Increase MAX_OP_PER_INSTR for ARM A64 decoder
>   target-arm: A64: Handle saturating left shifts SQSHL, SQSHLU, UQSHL
>   target-arm: A64: Implement FCVTZS, FCVTZU in the shift-imm categories
>   target-arm: A64: Implement FCVTXN
>   scripts/qemu-binfmt-conf.sh: Add AArch64 registration

Reviewed-by: Richard Henderson <rth@twiddle.net>

r~