From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:54440) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WVmio-0006l5-6m for qemu-devel@nongnu.org; Thu, 03 Apr 2014 14:50:47 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1WVmij-0006eM-12 for qemu-devel@nongnu.org; Thu, 03 Apr 2014 14:50:42 -0400 Message-ID: <533DAD78.9070302@suse.de> Date: Thu, 03 Apr 2014 20:50:32 +0200 From: =?ISO-8859-15?Q?Andreas_F=E4rber?= MIME-Version: 1.0 References: <1396550899-26024-1-git-send-email-agraf@suse.de> In-Reply-To: <1396550899-26024-1-git-send-email-agraf@suse.de> Content-Type: text/plain; charset=ISO-8859-15 Content-Transfer-Encoding: quoted-printable Subject: Re: [Qemu-devel] [PATCH 2.0] PPC: E500: Set PIR default reset value rather than SPR value List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Alexander Graf , qemu-devel@nongnu.org Cc: Alexey Kardashevskiy , Peter Maydell , Greg Kurz , qemu-ppc@nongnu.org, Frederic Konrad Am 03.04.2014 20:48, schrieb Alexander Graf: > We now reset SPRs to their reset values on CPU reset. So if we want > to have an SPR persistently changed, we need to change its default > reset value rather than the value itself manually. >=20 > Do this for SPR_BOOKE_PIR, fixing e500v2 SMP boot. >=20 > Reported-by: Frederic Konrad Suggested-by: Andreas F=E4rber > Signed-off-by: Alexander Graf > --- > hw/ppc/e500.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) >=20 > diff --git a/hw/ppc/e500.c b/hw/ppc/e500.c > index d7ba25f..f984b3e 100644 > --- a/hw/ppc/e500.c > +++ b/hw/ppc/e500.c > @@ -649,7 +649,7 @@ void ppce500_init(QEMUMachineInitArgs *args, PPCE50= 0Params *params) > input =3D (qemu_irq *)env->irq_inputs; > irqs[i][OPENPIC_OUTPUT_INT] =3D input[PPCE500_INPUT_INT]; > irqs[i][OPENPIC_OUTPUT_CINT] =3D input[PPCE500_INPUT_CINT]; > - env->spr[SPR_BOOKE_PIR] =3D cs->cpu_index =3D i; > + env->spr_cb[SPR_BOOKE_PIR].default_value =3D cs->cpu_index =3D= i; > env->mpic_iack =3D MPC8544_CCSRBAR_BASE + > MPC8544_MPIC_REGS_OFFSET + 0xa0; > =20 .default_value then. ;) Andreas --=20 SUSE LINUX Products GmbH, Maxfeldstr. 5, 90409 N=FCrnberg, Germany GF: Jeff Hawn, Jennifer Guild, Felix Imend=F6rffer; HRB 16746 AG N=FCrnbe= rg