From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:52979)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1WmgjX-0000kS-Pq
	for qemu-devel@nongnu.org; Tue, 20 May 2014 05:53:25 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1WmgjS-0005CH-En
	for qemu-devel@nongnu.org; Tue, 20 May 2014 05:53:19 -0400
Received: from cantor2.suse.de ([195.135.220.15]:60313 helo=mx2.suse.de)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1WmgjS-0005CC-8R
	for qemu-devel@nongnu.org; Tue, 20 May 2014 05:53:14 -0400
Message-ID: <537B2605.3070106@suse.de>
Date: Tue, 20 May 2014 11:53:09 +0200
From: =?ISO-8859-15?Q?Andreas_F=E4rber?= <afaerber@suse.de>
MIME-Version: 1.0
References: <cover.1400567259.git.peter.crosthwaite@xilinx.com>
	<7ce016cddf7fe218f1473649488ce147ccf65d31.1400567259.git.peter.crosthwaite@xilinx.com>
In-Reply-To: <7ce016cddf7fe218f1473649488ce147ccf65d31.1400567259.git.peter.crosthwaite@xilinx.com>
Content-Type: text/plain; charset=ISO-8859-15
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] [PATCH qom v5 2/2] ssi: Name the CS GPIO.
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Crosthwaite <peter.crosthwaite@xilinx.com>, qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, edgari@xilinx.com, alistai@xilinx.com

Am 20.05.2014 08:31, schrieb Peter Crosthwaite:
> To get it out of the default GPIO list. This allows child devices to
> use the un-named GPIO namespace without having to be SSI aware. That
> is, there is no more need for machines to know about the obscure
> policy where GPIO 0 is the SSI chip-select and GPIO 1..N are the
> concrete class GPIOs (defined locally as 0..N-1).
>=20
> This is most notable is stellaris,

I assumed you meant "in stellaris".

> which uses a device which has both
> SSI and concrete level GPIOs.
>=20
> Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
> Reviewed-by: Peter Maydell <peter.maydell@linaro.org>

I've dropped the trailing dot from the subject. Please also remember to
place your Sob last.

Regards,
Andreas

--=20
SUSE LINUX Products GmbH, Maxfeldstr. 5, 90409 N=FCrnberg, Germany
GF: Jeff Hawn, Jennifer Guild, Felix Imend=F6rffer; HRB 16746 AG N=FCrnbe=
rg