From: Alexey Kardashevskiy <aik@ozlabs.ru>
To: Alexander Graf <agraf@suse.de>, Tom Musta <tommusta@gmail.com>,
qemu-devel@nongnu.org
Cc: qemu-ppc@nongnu.org, Greg Kurz <gkurz@linux.vnet.ibm.com>
Subject: Re: [Qemu-devel] [PATCH v5 00/30] book3s powerpc classes (970, power5, power7, power8) rework
Date: Thu, 05 Jun 2014 09:37:20 +1000 [thread overview]
Message-ID: <538FADB0.9040405@ozlabs.ru> (raw)
In-Reply-To: <538F94FF.20002@suse.de>
On 06/05/2014 07:51 AM, Alexander Graf wrote:
>
> On 04.06.14 19:37, Tom Musta wrote:
>> On 6/4/2014 7:50 AM, Alexey Kardashevskiy wrote:
>>> Started as POWER7/8 SPRs patchset, this became a rework of book3s/970 CPU
>>> classes initialization.
>>>
>>> The aim is to boot little endian guests in TCG mode with -cpu POWER8
>>> (ironically, POWER8 emulation still fails, debugging it now but most of
>>> the set
>>> is still valid).
>>>
>>> Individual patches have change logs.
>>>
>>> Compared to v4, this has one more patch - "target-ppc: Make UCTRL a
>>> mirror of CTRL"
>>>
>>> Please comment. I could have forgotten some RB's... Thanks!
>>>
>>>
>>> Alexey Kardashevskiy (30):
>>> target-ppc: Rename 7XX/60x/74XX/e600 PMU SPRs
>>> target-ppc: Merge 970FX and 970MP into a single 970 class
>>> target-ppc: Refactor PPC970
>>> target-ppc: Make UCTRL a mirror of CTRL
>>> target-ppc: Copy and split gen_spr_7xx() for 970
>>> target-ppc: Add "POWER" prefix to MMCRA PMU registers
>>> target-ppc: Add PMC5/6, SDAR and MMCRA to 970 family
>>> target-ppc: Add PMC7/8 to 970 class
>>> target-ppc: Add HID4 SPR for PPC970
>>> target-ppc: Introduce and reuse generalized init_proc_book3s_64()
>>> target-ppc: Remove check_pow_970FX
>>> target-ppc: Enable PMU SPRs migration
>>> target-ppc: Move POWER7/8 PIR/PURR/SPURR SPR registration to helpers
>>> target-ppc: Move POWER8 TCE Address control (TAR) to a helper
>>> target-ppc: Move POWER7/8 CFAR/DSCR/CTRL/PPR/PCR SPR registration to
>>> helpers
>>> target-ppc: Make use of gen_spr_book3s_altivec() for POWER7/8
>>> target-ppc: Make use of gen_spr_power5p_lpar() for POWER7/8
>>> target-ppc: Switch POWER7/8 classes to use correct PMU SPRs
>>> target-ppc: Refactor class init for POWER7/8
>>> target-ppc: Add POWER8's TIR SPR
>>> target-ppc: Add POWER8's FSCR SPR
>>> target-ppc: Enable FSCR facility check for TAR
>>> target-ppc: Add POWER8's MMCR2/MMCRS SPRs
>>> target-ppc: Add POWER8's TM SPRs
>>> KVM: target-ppc: Enable TM state migration
>>> target-ppc: Add POWER8's Event Based Branch (EBB) control SPRs
>>> target-ppc: Enable PPR and VRSAVE SPRs migration
>>> target-ppc: Enable DABRX SPR and limit it to <=POWER7
>>> spapr_hcall: Split h_set_mode()
>>> spapr_hcall: Add address-translation-mode-on-interrupt resource in
>>> H_SET_MODE
>>>
>>> hw/ppc/spapr_hcall.c | 114 +++--
>>> include/hw/ppc/spapr.h | 5 +
>>> target-ppc/cpu-models.c | 14 +-
>>> target-ppc/cpu.h | 128 +++++-
>>> target-ppc/excp_helper.c | 12 +-
>>> target-ppc/helper.h | 2 +
>>> target-ppc/kvm.c | 38 ++
>>> target-ppc/machine.c | 35 ++
>>> target-ppc/misc_helper.c | 39 ++
>>> target-ppc/translate.c | 7 +
>>> target-ppc/translate_init.c | 1072
>>> ++++++++++++++++++++++++++-----------------
>>> 11 files changed, 977 insertions(+), 489 deletions(-)
>>>
>> Alexey/Alex:
>>
>> I think this looks good. And I was able to boot an Ubuntu 14.04 image
>> using Power8 TCG:
>
> Nice :).
>
> Thanks, applied to ppc-next.
Heh. This missed pull request :)
--
Alexey
prev parent reply other threads:[~2014-06-04 23:37 UTC|newest]
Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-06-04 12:50 [Qemu-devel] [PATCH v5 00/30] book3s powerpc classes (970, power5, power7, power8) rework Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 01/30] target-ppc: Rename 7XX/60x/74XX/e600 PMU SPRs Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 02/30] target-ppc: Merge 970FX and 970MP into a single 970 class Alexey Kardashevskiy
2014-06-04 17:27 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 03/30] target-ppc: Refactor PPC970 Alexey Kardashevskiy
2014-06-04 17:27 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 04/30] target-ppc: Make UCTRL a mirror of CTRL Alexey Kardashevskiy
2014-06-04 17:27 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 05/30] target-ppc: Copy and split gen_spr_7xx() for 970 Alexey Kardashevskiy
2014-06-04 17:27 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 06/30] target-ppc: Add "POWER" prefix to MMCRA PMU registers Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 07/30] target-ppc: Add PMC5/6, SDAR and MMCRA to 970 family Alexey Kardashevskiy
2014-06-04 17:28 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 08/30] target-ppc: Add PMC7/8 to 970 class Alexey Kardashevskiy
2014-06-04 17:28 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 09/30] target-ppc: Add HID4 SPR for PPC970 Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 10/30] target-ppc: Introduce and reuse generalized init_proc_book3s_64() Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 11/30] target-ppc: Remove check_pow_970FX Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 12/30] target-ppc: Enable PMU SPRs migration Alexey Kardashevskiy
2014-06-04 17:28 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 13/30] target-ppc: Move POWER7/8 PIR/PURR/SPURR SPR registration to helpers Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 14/30] target-ppc: Move POWER8 TCE Address control (TAR) to a helper Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 15/30] target-ppc: Move POWER7/8 CFAR/DSCR/CTRL/PPR/PCR SPR registration to helpers Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 16/30] target-ppc: Make use of gen_spr_book3s_altivec() for POWER7/8 Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 17/30] target-ppc: Make use of gen_spr_power5p_lpar() " Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 18/30] target-ppc: Switch POWER7/8 classes to use correct PMU SPRs Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 19/30] target-ppc: Refactor class init for POWER7/8 Alexey Kardashevskiy
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 20/30] target-ppc: Add POWER8's TIR SPR Alexey Kardashevskiy
2014-06-04 17:29 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 21/30] target-ppc: Add POWER8's FSCR SPR Alexey Kardashevskiy
2014-06-04 17:29 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 22/30] target-ppc: Enable FSCR facility check for TAR Alexey Kardashevskiy
2014-06-04 17:29 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 23/30] target-ppc: Add POWER8's MMCR2/MMCRS SPRs Alexey Kardashevskiy
2014-06-04 17:29 ` Tom Musta
2014-06-04 12:50 ` [Qemu-devel] [PATCH v5 24/30] target-ppc: Add POWER8's TM SPRs Alexey Kardashevskiy
2014-06-04 17:30 ` Tom Musta
2014-06-04 12:51 ` [Qemu-devel] [PATCH v5 25/30] KVM: target-ppc: Enable TM state migration Alexey Kardashevskiy
2014-06-04 12:51 ` [Qemu-devel] [PATCH v5 26/30] target-ppc: Add POWER8's Event Based Branch (EBB) control SPRs Alexey Kardashevskiy
2014-06-04 12:51 ` [Qemu-devel] [PATCH v5 27/30] target-ppc: Enable PPR and VRSAVE SPRs migration Alexey Kardashevskiy
2014-06-04 17:30 ` Tom Musta
2014-06-04 12:51 ` [Qemu-devel] [PATCH v5 28/30] target-ppc: Enable DABRX SPR and limit it to <=POWER7 Alexey Kardashevskiy
2014-06-04 17:30 ` Tom Musta
2014-06-04 12:51 ` [Qemu-devel] [PATCH v5 29/30] spapr_hcall: Split h_set_mode() Alexey Kardashevskiy
2014-06-04 17:30 ` Tom Musta
2014-06-04 12:51 ` [Qemu-devel] [PATCH v5 30/30] spapr_hcall: Add address-translation-mode-on-interrupt resource in H_SET_MODE Alexey Kardashevskiy
2014-06-04 17:30 ` Tom Musta
2014-07-08 14:37 ` Peter Maydell
2014-07-08 14:45 ` Alexander Graf
2014-06-04 17:37 ` [Qemu-devel] [PATCH v5 00/30] book3s powerpc classes (970, power5, power7, power8) rework Tom Musta
2014-06-04 21:51 ` Alexander Graf
2014-06-04 23:37 ` Alexey Kardashevskiy [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=538FADB0.9040405@ozlabs.ru \
--to=aik@ozlabs.ru \
--cc=agraf@suse.de \
--cc=gkurz@linux.vnet.ibm.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=tommusta@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).