From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:57016)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <pbonzini@redhat.com>) id 1WwoOY-0006BR-HR
	for qemu-devel@nongnu.org; Tue, 17 Jun 2014 04:05:36 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <pbonzini@redhat.com>) id 1WwoOP-0005ws-8s
	for qemu-devel@nongnu.org; Tue, 17 Jun 2014 04:05:30 -0400
Received: from mx1.redhat.com ([209.132.183.28]:40412)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <pbonzini@redhat.com>) id 1WwoOP-0005wc-1C
	for qemu-devel@nongnu.org; Tue, 17 Jun 2014 04:05:21 -0400
Message-ID: <539FF6BB.20504@redhat.com>
Date: Tue, 17 Jun 2014 10:05:15 +0200
From: Paolo Bonzini <pbonzini@redhat.com>
MIME-Version: 1.0
References: <a00d788d723bada207cc99e3e74a1deec80455f1.1402363608.git.alistair.francis@xilinx.com>
	<CAFEAcA8C-Zm_MGGU_rYtFm--J5J-W93bHZRa-ptD4MgbkBtr5Q@mail.gmail.com>
	<CAEgOgz7o3gPxmzRfztkqANdw2jXaOvumh2pCeA41L7NeiDX25w@mail.gmail.com>
	<20140617071641.GI16768@stefanha-thinkpad.redhat.com>
In-Reply-To: <20140617071641.GI16768@stefanha-thinkpad.redhat.com>
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [RFC v1 1/2] arm: Add the cortex-a9 CPU to the
 a9mpcore device
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Stefan Hajnoczi <stefanha@redhat.com>, Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Cc: Peter Maydell <peter.maydell@linaro.org>, QEMU Developers <qemu-devel@nongnu.org>, Alistair Francis <alistair.francis@xilinx.com>

Il 17/06/2014 09:16, Stefan Hajnoczi ha scritto:
> > The bigger issue though is how do you do an N:1 mapping. The container
> > should only have 1 "midr" prop, but it should mirror to all contained
> > CPUs. Should we add multiplicity to the aliasing feature?
>
> If we'll need 1:N alias properties in other places too.

I think in the case it's the contained object that should look for a 
midr property in the parent, and possibly create an alias to the 
parent's midr property.

Paolo