From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:52787)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1WxIFP-0001sd-Qi
	for qemu-devel@nongnu.org; Wed, 18 Jun 2014 11:58:09 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1WxIFK-0004sz-Ck
	for qemu-devel@nongnu.org; Wed, 18 Jun 2014 11:58:03 -0400
Received: from cantor2.suse.de ([195.135.220.15]:55775 helo=mx2.suse.de)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1WxIFK-0004sc-7F
	for qemu-devel@nongnu.org; Wed, 18 Jun 2014 11:57:58 -0400
Message-ID: <53A1B704.8010606@suse.de>
Date: Wed, 18 Jun 2014 17:57:56 +0200
From: =?ISO-8859-15?Q?Andreas_F=E4rber?= <afaerber@suse.de>
MIME-Version: 1.0
References: <1403106500-66930-1-git-send-email-petar.jovanovic@rt-rk.com>
In-Reply-To: <1403106500-66930-1-git-send-email-petar.jovanovic@rt-rk.com>
Content-Type: text/plain; charset=ISO-8859-15
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] [v5 PATCH] target-mips: implement UserLocal
	Register
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Petar Jovanovic <petar.jovanovic@rt-rk.com>, qemu-devel@nongnu.org
Cc: petar.jovanovic@imgtec.com, aurelien@aurel32.net, rth@twiddle.net

Am 18.06.2014 17:48, schrieb Petar Jovanovic:
> From: Petar Jovanovic <petar.jovanovic@imgtec.com>
>=20
> From MIPS documentation (Volume III):
>=20
> UserLocal Register (CP0 Register 4, Select 2)
> Compliance Level: Recommended.
>=20
> The UserLocal register is a read-write register that is not interpreted=
 by
> the hardware and conditionally readable via the RDHWR instruction.
>=20
> This register only exists if the Config3-ULRI register field is set.
>=20
> Privileged software may write this register with arbitrary information =
and
> make it accessible to unprivileged software via register 29 (ULR) of th=
e
> RDHWR instruction. To do so, bit 29 of the HWREna register must be set =
to a
> 1 to enable unprivileged access to the register.
>=20
> Signed-off-by: Petar Jovanovic <petar.jovanovic@imgtec.com>

Reviewed-by: Andreas F=E4rber <afaerber@suse.de>

Andreas

--=20
SUSE LINUX Products GmbH, Maxfeldstr. 5, 90409 N=FCrnberg, Germany
GF: Jeff Hawn, Jennifer Guild, Felix Imend=F6rffer; HRB 16746 AG N=FCrnbe=
rg