qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Richard Henderson <rth@twiddle.net>
To: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
	qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org
Subject: Re: [Qemu-devel] [PATCH v5 06/15] target-tricore: Add instructions of SRC opcode format
Date: Thu, 21 Aug 2014 13:32:25 -0700	[thread overview]
Message-ID: <53F65759.6020604@twiddle.net> (raw)
In-Reply-To: <1407931644-25602-7-git-send-email-kbastian@mail.uni-paderborn.de>

On 08/13/2014 05:07 AM, Bastian Koppelmann wrote:
> +static void gen_shaci(TCGv ret, TCGv r1, int32_t shift_count)
> +{
> +    uint32_t msk, msk_start;
> +    TCGv temp = tcg_temp_new();
> +    TCGv temp2 = tcg_temp_new();
> +    TCGv t_0 = tcg_const_i32(0);
> +
> +    if (shift_count == 0) {
> +        /* Clear PSW.C and PSW.V */
> +        tcg_gen_movi_tl(cpu_PSW_C, 0);
> +        tcg_gen_mov_tl(cpu_PSW_V, cpu_PSW_C);
> +        tcg_gen_mov_tl(ret, r1);
> +    } else if (shift_count == -32) {
> +        /* fill ret completly with sign bit */
> +        tcg_gen_sari_tl(ret, r1, 31);
> +        /* clear PSW.V */
> +        tcg_gen_movi_tl(cpu_PSW_V, 0);

You've forgotten to set C here.
I think it's just

  tcg_gen_mov_tl(cpu_PSW_C, r1);

Of course, you need to do that before writing to ret.

> +    } else if (shift_count > 0) {
> +        TCGv t_max = tcg_const_i32(0x7FFFFFFF >> shift_count);
> +        TCGv t_min = tcg_const_i32(((int32_t)(-0x80000000)) >> shift_count);
> +
> +        /* calc carry */
> +        msk_start = 32 - shift_count;
> +        msk = ((1 << shift_count) - 1) << msk_start;
> +        tcg_gen_andi_tl(cpu_PSW_C, r1, msk);
> +        /* calc v/sv bits */
> +        tcg_gen_setcond_tl(TCG_COND_GT, temp, r1, t_max);
> +        tcg_gen_setcond_tl(TCG_COND_LT, temp2, r1, t_min);
> +        tcg_gen_or_tl(cpu_PSW_V, temp, temp2);
> +        tcg_gen_shli_tl(cpu_PSW_V, cpu_PSW_V, 31);
> +        /* calc sv */
> +        tcg_gen_or_tl(cpu_PSW_SV, cpu_PSW_V, cpu_PSW_SV);
> +        /* do shift */
> +        tcg_gen_shli_tl(ret, r1, shift_count);
> +
> +        tcg_temp_free(t_max);
> +        tcg_temp_free(t_min);
> +    } else {
> +        /* clear PSW.V */
> +        tcg_gen_movi_tl(cpu_PSW_V, 0);
> +        /* calc carry */
> +        msk = (1 << (-shift_count)) - 1;
> +        tcg_gen_andi_tl(cpu_PSW_C, r1, msk);
> +        /* do shift */
> +        tcg_gen_sari_tl(ret, r1, -(shift_count));
> +    }

Please avoid useless parenthesis, like -(x) and (-x).


r~

  reply	other threads:[~2014-08-21 20:32 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-08-13 12:07 [Qemu-devel] [PATCH v5 00/15] TriCore architecture guest implementation Bastian Koppelmann
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 01/15] target-tricore: Add target stubs and qom-cpu Bastian Koppelmann
2014-08-20 14:16   ` Richard Henderson
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 02/15] target-tricore: Add board for systemmode Bastian Koppelmann
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 03/15] target-tricore: Add softmmu support Bastian Koppelmann
2014-08-20 14:17   ` Richard Henderson
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 04/15] target-tricore: Add initialization for translation and activate target Bastian Koppelmann
2014-08-20 15:52   ` Richard Henderson
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 05/15] target-tricore: Add masks and opcodes for decoding Bastian Koppelmann
2014-08-20 15:52   ` Richard Henderson
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 06/15] target-tricore: Add instructions of SRC opcode format Bastian Koppelmann
2014-08-21 20:32   ` Richard Henderson [this message]
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 07/15] target-tricore: Add instructions of SRR " Bastian Koppelmann
2014-08-21 20:35   ` Richard Henderson
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 08/15] target-tricore: Add instructions of SSR " Bastian Koppelmann
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 09/15] target-tricore: Add instructions of SRRS and SLRO " Bastian Koppelmann
2014-08-21 20:37   ` Richard Henderson
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 10/15] target-tricore: Add instructions of SB " Bastian Koppelmann
2014-08-21 20:41   ` Richard Henderson
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 11/15] target-tricore: Add instructions of SBC and SBRN " Bastian Koppelmann
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 12/15] target-tricore: Add instructions of SBR " Bastian Koppelmann
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 13/15] target-tricore: Add instructions of SC " Bastian Koppelmann
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 14/15] target-tricore: Add instructions of SLR, SSRO and SRO " Bastian Koppelmann
2014-08-13 12:07 ` [Qemu-devel] [PATCH v5 15/15] target-tricore: Add instructions of SR " Bastian Koppelmann
2014-08-21 20:48   ` Richard Henderson
2014-08-22 16:35     ` Bastian Koppelmann
2014-08-20 13:17 ` [Qemu-devel] [PATCH v5 00/15] TriCore architecture guest implementation Andreas Färber
2014-08-20 14:44   ` Bastian Koppelmann
2014-08-20 14:06 ` Bastian Koppelmann

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=53F65759.6020604@twiddle.net \
    --to=rth@twiddle.net \
    --cc=kbastian@mail.uni-paderborn.de \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).