From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:44782) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1XSRqj-0005CL-EF for qemu-devel@nongnu.org; Fri, 12 Sep 2014 10:29:30 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1XSRqa-0003ou-EQ for qemu-devel@nongnu.org; Fri, 12 Sep 2014 10:29:21 -0400 Message-ID: <54130331.2070200@gmail.com> Date: Fri, 12 Sep 2014 09:29:05 -0500 From: Tom Musta MIME-Version: 1.0 References: <1410325413> <1410463065-4400-1-git-send-email-mallard.pierre@gmail.com> In-Reply-To: <1410463065-4400-1-git-send-email-mallard.pierre@gmail.com> Content-Type: text/plain; charset=ISO-8859-1 Content-Transfer-Encoding: 7bit Subject: Re: [Qemu-devel] [PATCH 0/2] Enabling floating point instruction to 440x5 CPUs List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Pierre Mallard , qemu-devel@nongnu.org, qemu-ppc@nongnu.org Cc: agraf@suse.de On 9/11/2014 2:17 PM, Pierre Mallard wrote: > This patch series enable floating point instruction in 440x5 CPUs > which have the capabilities to have optional APU FPU in double precision mode. > > 1) Allow fc[tf]id[*] mnemonics for non TARGET_PPC64 with a new insn2 flag > 2) Create a new 440x5 implementing floating point instructions > > Pierre Mallard (2): > target-ppc : Allow fc[tf]id[*] mnemonics for non TARGET_PPC64 > target-ppc : Add new processor type 440x5wDFPU > > target-ppc/cpu-models.c | 3 +++ > target-ppc/cpu.h | 5 ++++- > target-ppc/fpu_helper.c | 6 ------ > target-ppc/helper.h | 4 +--- > target-ppc/translate.c | 18 +++++++---------- > target-ppc/translate_init.c | 47 ++++++++++++++++++++++++++++++++++++++++--- > 6 files changed, 59 insertions(+), 24 deletions(-) > NIT: It is customary to version your patches so that we can all keep them straight. So "[V2 PATCH 0/2] ...". You can use the --subject-prefix option to git format-patch. I will defer to Alex on whether he wants you to resubmit.