From: Richard Henderson <richard.henderson@linaro.org>
To: Alistair Francis <Alistair.Francis@wdc.com>,
"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
"qemu-riscv@nongnu.org" <qemu-riscv@nongnu.org>
Cc: "alistair23@gmail.com" <alistair23@gmail.com>
Subject: Re: [Qemu-devel] [RFC v2 18/24] riscv: tcg-target: Add the prologue generation and register the JIT
Date: Wed, 28 Nov 2018 12:47:45 -0800 [thread overview]
Message-ID: <543821d2-ddf5-9976-a823-2fa044e42dc0@linaro.org> (raw)
In-Reply-To: <445bbf96c17c4bdb0857fe03707a8911d4b5fec2.1543352682.git.alistair.francis@wdc.com>
On 11/27/18 1:09 PM, Alistair Francis wrote:
> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> Signed-off-by: Michael Clark <mjc@sifive.com>
> ---
> tcg/riscv/tcg-target.inc.c | 111 +++++++++++++++++++++++++++++++++++++
> 1 file changed, 111 insertions(+)
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
r~
next prev parent reply other threads:[~2018-11-28 20:47 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-11-27 21:06 [Qemu-devel] [RFC v2 00/24] Add RISC-V TCG backend support Alistair Francis
2018-11-27 21:06 ` [Qemu-devel] [RFC v2 01/24] elf.h: Add the RISCV ELF magic numbers Alistair Francis
2018-11-27 21:06 ` [Qemu-devel] [RFC v2 02/24] linux-user: Add host dependency for RISC-V 32-bit Alistair Francis
2018-11-27 21:07 ` [Qemu-devel] [RFC v2 03/24] linux-user: Add host dependency for RISC-V 64-bit Alistair Francis
2018-11-27 21:07 ` [Qemu-devel] [RFC v2 04/24] exec: Add RISC-V GCC poison macro Alistair Francis
2018-11-27 21:07 ` [Qemu-devel] [RFC v2 05/24] riscv: Add the tcg-target header file Alistair Francis
2018-11-28 19:28 ` Richard Henderson
2018-11-27 21:07 ` [Qemu-devel] [RFC v2 06/24] riscv: Add the tcg target registers Alistair Francis
2018-11-27 21:07 ` [Qemu-devel] [RFC v2 07/24] riscv: tcg-target: Add support for the constraints Alistair Francis
2018-11-28 19:33 ` Richard Henderson
2018-11-27 21:07 ` [Qemu-devel] [RFC v2 08/24] riscv: tcg-target: Add the immediate encoders Alistair Francis
2018-11-28 19:36 ` Richard Henderson
2018-11-27 21:07 ` [Qemu-devel] [RFC v2 09/24] riscv: tcg-target: Add the instruction emitters Alistair Francis
2018-11-27 21:08 ` [Qemu-devel] [RFC v2 10/24] riscv: tcg-target: Add the relocation functions Alistair Francis
2018-11-28 19:38 ` Richard Henderson
2018-11-27 21:08 ` [Qemu-devel] [RFC v2 11/24] riscv: tcg-target: Add the mov and movi instruction Alistair Francis
2018-11-28 19:48 ` Richard Henderson
2018-11-27 21:08 ` [Qemu-devel] [RFC v2 12/24] riscv: tcg-target: Add the extract instructions Alistair Francis
2018-11-27 21:08 ` [Qemu-devel] [RFC v2 13/24] riscv: tcg-target: Add the out load and store instructions Alistair Francis
2018-11-27 21:08 ` [Qemu-devel] [RFC v2 14/24] riscv: tcg-target: Add branch and jump instructions Alistair Francis
2018-11-28 20:15 ` Richard Henderson
2018-11-29 1:06 ` Alistair Francis
2018-11-29 3:08 ` Richard Henderson
2018-11-27 21:08 ` [Qemu-devel] [RFC v2 15/24] riscv: tcg-target: Add slowpath load and store instructions Alistair Francis
2018-11-27 21:09 ` [Qemu-devel] [RFC v2 16/24] riscv: tcg-target: Add direct " Alistair Francis
2018-11-27 21:09 ` [Qemu-devel] [RFC v2 17/24] riscv: tcg-target: Add the out op decoder Alistair Francis
2018-11-27 21:09 ` [Qemu-devel] [RFC v2 18/24] riscv: tcg-target: Add the prologue generation and register the JIT Alistair Francis
2018-11-28 20:47 ` Richard Henderson [this message]
2018-11-27 21:09 ` [Qemu-devel] [RFC v2 19/24] riscv: tcg-target: Add the target init code Alistair Francis
2018-11-28 20:48 ` Richard Henderson
2018-11-27 21:09 ` [Qemu-devel] [RFC v2 20/24] tcg: Add RISC-V cpu signal handler Alistair Francis
2018-11-27 21:09 ` [Qemu-devel] [RFC v2 21/24] dias: Add RISC-V support Alistair Francis
2018-11-27 21:09 ` [Qemu-devel] [RFC v2 22/24] configure: Add support for building RISC-V host Alistair Francis
2018-11-27 21:10 ` [Qemu-devel] [RFC v2 00/24] Add RISC-V TCG backend support Alistair Francis
2018-11-27 21:10 ` [Qemu-devel] [RFC v2 23/24] WIP: Add missing instructions Alistair Francis
2018-11-28 20:30 ` Richard Henderson
2018-11-27 21:10 ` [Qemu-devel] [RFC v2 24/24] WIP: Try to patch longer branches Alistair Francis
2018-11-28 20:39 ` Richard Henderson
2018-11-29 15:33 ` [Qemu-devel] [RFC v2 00/24] Add RISC-V TCG backend support no-reply
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=543821d2-ddf5-9976-a823-2fa044e42dc0@linaro.org \
--to=richard.henderson@linaro.org \
--cc=Alistair.Francis@wdc.com \
--cc=alistair23@gmail.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).