From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:40603)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <tiejun.chen@intel.com>) id 1XjkSX-0008H7-R6
	for qemu-devel@nongnu.org; Thu, 30 Oct 2014 03:47:59 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <tiejun.chen@intel.com>) id 1XjkSQ-0007Vv-QK
	for qemu-devel@nongnu.org; Thu, 30 Oct 2014 03:47:53 -0400
Received: from mga11.intel.com ([192.55.52.93]:37014)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <tiejun.chen@intel.com>) id 1XjkSQ-0007Ut-KQ
	for qemu-devel@nongnu.org; Thu, 30 Oct 2014 03:47:46 -0400
Message-ID: <5451ED1E.1000300@intel.com>
Date: Thu, 30 Oct 2014 15:47:42 +0800
From: "Chen, Tiejun" <tiejun.chen@intel.com>
MIME-Version: 1.0
References: <20140901060506.GA20186@redhat.com>
	<54042514.6090206@intel.com>	<003AAFE53969E14CB1F09B6FD68C3CD478F16D2A@ORSMSX101.amr.corp.intel.com>	<54277979.7070408@intel.com>
	<20140929100111.GA32459@redhat.com>	<542A18BD.2060008@intel.com>
	<20141007072653.GB2424@redhat.com>	<543622CC.6050807@intel.com>
	<20141012095021.GC9567@redhat.com>	<544A0174.7000003@intel.com>
	<20141024134747.GA6024@redhat.com>
In-Reply-To: <20141024134747.GA6024@redhat.com>
Content-Type: text/plain; charset=windows-1252; format=flowed
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [Xen-devel] [PATCH 2/2] xen:i386:pc_piix: create
 isa bridge specific to IGD passthrough
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: "Michael S. Tsirkin" <mst@redhat.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>, "xen-devel@lists.xensource.com" <xen-devel@lists.xensource.com>, "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>

Sorry some urgent things always procrastinate on my response.

On 2014/10/24 21:47, Michael S. Tsirkin wrote:
> On Fri, Oct 24, 2014 at 03:36:20PM +0800, Chen, Tiejun wrote:
>>> I think the point was mostly to reserve 1f to prevent
>>> devices from using it.
>>> As we populate slots in order it doesn't seem to important ...
>>
>> If we populate slot at !1f GFX driver can't find this ISA bridge.
>
> Right, but I mean if no special options are used, 1f will typically
> stay free without any effort on our side.

Yeah.

Actually based on current info we know, seems 1f is just specific to our 
scenario :) So I always think we can occupy that. But Paolo and you can 
really determine this point.

Thanks
Tiejun