From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:57932)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1YuPvV-0006D6-Jr
	for qemu-devel@nongnu.org; Mon, 18 May 2015 14:38:10 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1YuPvQ-0001bM-HR
	for qemu-devel@nongnu.org; Mon, 18 May 2015 14:38:09 -0400
Received: from mail-qk0-x243.google.com ([2607:f8b0:400d:c09::243]:35992)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <rth7680@gmail.com>) id 1YuPvQ-0001bC-D3
	for qemu-devel@nongnu.org; Mon, 18 May 2015 14:38:04 -0400
Received: by qkan20 with SMTP id n20so879848qka.3
	for <qemu-devel@nongnu.org>; Mon, 18 May 2015 11:38:03 -0700 (PDT)
Sender: Richard Henderson <rth7680@gmail.com>
Message-ID: <555A3186.7000200@twiddle.net>
Date: Mon, 18 May 2015 11:37:58 -0700
From: Richard Henderson <rth@twiddle.net>
MIME-Version: 1.0
References: <1431665391-2389-1-git-send-email-crosthwaite.peter@gmail.com>	<555613BC.4070408@twiddle.net>	<CAEgOgz7iTKs-3Q4JWRpJrqqn49JxrQka0CMs1bUk4-aD9+N-zA@mail.gmail.com>	<55562A2C.9080005@twiddle.net>
	<CAEgOgz6aDHdqowjejgbqnjbshAXEJfctH1UNqNmusrstNR69mw@mail.gmail.com>
In-Reply-To: <CAEgOgz6aDHdqowjejgbqnjbshAXEJfctH1UNqNmusrstNR69mw@mail.gmail.com>
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH] microblaze: Remove uses of TCGv and
	target_ulong
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Cc: Peter Maydell <peter.maydell@linaro.org>, Peter Crosthwaite <crosthwaite.peter@gmail.com>, Peter Crosthwaite <crosthwaitepeter@gmail.com>, "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>, Edgar Iglesias <edgari@xilinx.com>, =?UTF-8?B?QW5kcmVhcyBGw6RyYmVy?= <afaerber@suse.de>

On 05/15/2015 01:52 PM, Peter Crosthwaite wrote:
> 2: Core code is converted to not use "target_ulong" (tcg_core_ulong?)
> and target_ulong becomes a target-specific code concept.

This is my favorite.

I did poke around with new tcg opcodes to break some of the TARGET_LONG_BITS
usage in the tcg backend.  It wasn't terribly difficult until I reached the
memory helpers.

Aside from target_ulong addr, there's also TARGET_PAGE_MASK, TARGET_PAGE_SIZE,
TARGET_PAGE_BITS, CPU_TLB_SIZE.  What's our position on the compatibility of
the mmu between the multi-arch platforms?  I assume at the moment they must be
all the same?

Of course, I've mentioned before that ARM might well benefit from having these
values be variable and not constant at all.  Primarily because of the armv5 1K
pages affecting aarch64.



r~