From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:41263)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <kbastian@mail.uni-paderborn.de>) id 1YvSOw-0003Fa-Fr
	for qemu-devel@nongnu.org; Thu, 21 May 2015 11:28:55 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <kbastian@mail.uni-paderborn.de>) id 1YvSOr-0001lY-EP
	for qemu-devel@nongnu.org; Thu, 21 May 2015 11:28:50 -0400
Received: from mail.uni-paderborn.de ([131.234.142.9]:38389)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <kbastian@mail.uni-paderborn.de>) id 1YvSOr-0001lI-8f
	for qemu-devel@nongnu.org; Thu, 21 May 2015 11:28:45 -0400
Message-ID: <555DF9A7.2080200@mail.uni-paderborn.de>
Date: Thu, 21 May 2015 17:28:39 +0200
From: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
MIME-Version: 1.0
References: <1431510311-13355-1-git-send-email-kbastian@mail.uni-paderborn.de>
In-Reply-To: <1431510311-13355-1-git-send-email-kbastian@mail.uni-paderborn.de>
Content-Type: text/plain; charset=windows-1252; format=flowed
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH 00/10] TriCore v1.6.1 ISA and missing v1.6
 instructions
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org
Cc: rth@twiddle.net

ping?

On 05/13/2015 11:45 AM, Bastian Koppelmann wrote:
> Hi,
>
> the new Aurix platform introduces a new ISA version, so this patchset
> adds a new feature bit and changes the generic Aurix cpu to a more specific
> tc27x cpu model. While at this, it introduces a new cpu model tc1797 which
> uses the v1.3.1 ISA and fixes the tc1796 to us the v1.3 ISA.
>
> It also adds the with v1.6.1 introduces instructions cmpswap, swapmsk and
> crc32. While at this, it adds the missing instructions of the v1.6 ISA.
>
> Cheers,
> Bastian
>
> Bastian Koppelmann (10):
>    target-tricore: Add ISA v1.3.1 cpu and fix tc1796 to using v1.3
>    target-tricore: introduce ISA v1.6.1 feature
>    target-tricore: Add SRC_MOV_E instruction of the v1.6 ISA
>    target-tricore: add CMPSWP instructions of the v1.6.1 ISA
>    target-tricore: add SWAPMSK instructions of the v1.6.1 ISA
>    target-tricore: add RR_CRC32 instruction of the v1.6.1 ISA
>    target-tricore: add SYS_RESTORE instruction of the v1.6 ISA
>    target-tricore: add FCALL instructions of the v1.6 ISA
>    target-tricore: add FRET instructions of the v1.6 ISA
>    target-tricore: add RR_DIV and RR_DIV_U instructions of the v1.6 ISA
>
>   target-tricore/cpu.c             |  18 ++++-
>   target-tricore/cpu.h             |   1 +
>   target-tricore/helper.h          |   4 +
>   target-tricore/op_helper.c       |  60 +++++++++++++++
>   target-tricore/translate.c       | 156 ++++++++++++++++++++++++++++++++++++++-
>   target-tricore/tricore-opcodes.h |  19 +++++
>   6 files changed, 253 insertions(+), 5 deletions(-)
>