From: Richard Henderson <rth@twiddle.net>
To: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
qemu-devel@nongnu.org
Subject: Re: [Qemu-devel] [PATCH 09/10] target-tricore: add FRET instructions of the v1.6 ISA
Date: Thu, 21 May 2015 10:29:21 -0700 [thread overview]
Message-ID: <555E15F1.8090504@twiddle.net> (raw)
In-Reply-To: <1431510311-13355-10-git-send-email-kbastian@mail.uni-paderborn.de>
On 05/13/2015 02:45 AM, Bastian Koppelmann wrote:
> +static void gen_fret(DisasContext *ctx)
> +{
> + tcg_gen_andi_tl(cpu_PC, cpu_gpr_a[11], ~0x1);
> + tcg_gen_qemu_ld_tl(cpu_gpr_a[11], cpu_gpr_a[10], ctx->mem_idx, MO_LESL);
> + tcg_gen_addi_tl(cpu_gpr_a[10], cpu_gpr_a[10], 4);
> + tcg_gen_exit_tb(0);
> + ctx->bstate = BS_BRANCH;
> +}
Likewise, if the load traps, surely PC isn't updated.
r~
next prev parent reply other threads:[~2015-05-21 17:29 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-05-13 9:45 [Qemu-devel] [PATCH 00/10] TriCore v1.6.1 ISA and missing v1.6 instructions Bastian Koppelmann
2015-05-13 9:45 ` [Qemu-devel] [PATCH 01/10] target-tricore: Add ISA v1.3.1 cpu and fix tc1796 to using v1.3 Bastian Koppelmann
2015-05-21 17:19 ` Richard Henderson
2015-05-13 9:45 ` [Qemu-devel] [PATCH 02/10] target-tricore: introduce ISA v1.6.1 feature Bastian Koppelmann
2015-05-21 17:19 ` Richard Henderson
2015-05-13 9:45 ` [Qemu-devel] [PATCH 03/10] target-tricore: Add SRC_MOV_E instruction of the v1.6 ISA Bastian Koppelmann
2015-05-21 17:20 ` Richard Henderson
2015-05-13 9:45 ` [Qemu-devel] [PATCH 04/10] target-tricore: add CMPSWP instructions of the v1.6.1 ISA Bastian Koppelmann
2015-05-21 17:22 ` Richard Henderson
2015-05-22 8:07 ` Bastian Koppelmann
2015-05-13 9:45 ` [Qemu-devel] [PATCH 05/10] target-tricore: add SWAPMSK " Bastian Koppelmann
2015-05-21 17:22 ` Richard Henderson
2015-05-13 9:45 ` [Qemu-devel] [PATCH 06/10] target-tricore: add RR_CRC32 instruction " Bastian Koppelmann
2015-05-21 17:25 ` Richard Henderson
2015-05-13 9:45 ` [Qemu-devel] [PATCH 07/10] target-tricore: add SYS_RESTORE instruction of the v1.6 ISA Bastian Koppelmann
2015-05-21 17:27 ` Richard Henderson
2015-05-13 9:45 ` [Qemu-devel] [PATCH 08/10] target-tricore: add FCALL instructions " Bastian Koppelmann
2015-05-21 17:28 ` Richard Henderson
2015-05-22 8:08 ` Bastian Koppelmann
2015-05-13 9:45 ` [Qemu-devel] [PATCH 09/10] target-tricore: add FRET " Bastian Koppelmann
2015-05-21 17:29 ` Richard Henderson [this message]
2015-05-13 9:45 ` [Qemu-devel] [PATCH 10/10] target-tricore: add RR_DIV and RR_DIV_U " Bastian Koppelmann
2015-05-21 17:29 ` Richard Henderson
2015-05-21 15:28 ` [Qemu-devel] [PATCH 00/10] TriCore v1.6.1 ISA and missing v1.6 instructions Bastian Koppelmann
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=555E15F1.8090504@twiddle.net \
--to=rth@twiddle.net \
--cc=kbastian@mail.uni-paderborn.de \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).