From: Marcel Apfelbaum <marcel@redhat.com>
To: Laszlo Ersek <lersek@redhat.com>
Cc: Kevin O'Connor <kevin@koconnor.net>,
qemu-devel@nongnu.org, "Michael S. Tsirkin" <mst@redhat.com>
Subject: Re: [Qemu-devel] [PATCH v7 10/10] hw/pci-bridge: format special OFW unit address for PXB host
Date: Wed, 24 Jun 2015 10:08:02 +0300 [thread overview]
Message-ID: <558A5752.3010704@redhat.com> (raw)
In-Reply-To: <558A55D2.1030700@redhat.com>
On 06/24/2015 10:01 AM, Laszlo Ersek wrote:
> On 06/24/15 07:40, Michael S. Tsirkin wrote:
>> On Fri, Jun 19, 2015 at 04:40:17AM +0200, Laszlo Ersek wrote:
>>> We have agreed that OpenFirmware device paths in the "bootorder" fw_cfg
>>> file should follow the pattern
>>>
>>> /pci@i0cf8,%x/...
>>>
>>> for devices that live behind an extra root bus. The extra root bus in
>>> question is the %x'th among the extra root buses. (In other words, %x
>>> gives the position of the affected extra root bus relative to the other
>>> extra root buses, in bus_nr order.) %x starts at 1, and is formatted in
>>> hex.
>>>
>>> The portion of the unit address that comes before the comma is dynamically
>>> taken from the main host bridge, similarly to sysbus_get_fw_dev_path().
>>>
>>> Cc: Kevin O'Connor <kevin@koconnor.net>
>>> Cc: Michael S. Tsirkin <mst@redhat.com>
>>> Cc: Marcel Apfelbaum <marcel@redhat.com>
>>> Signed-off-by: Laszlo Ersek <lersek@redhat.com>
>>
>> So as I said, a global pxb_dev_list is ugly, and we do not want
>> duplicate data structures - please scan child devices of parent instead.
>> Functionally correct, so can be a patch on top.
>
> Marcel, can you pick this up please?
Sure thing, thank you for your patches!
I'll take care of this,
Marcel
>
> Thanks
> Laszlo
>
>>
>>
>>> ---
>>>
>>> Notes:
>>> v7:
>>> - implement the format that both Kevin and Michael agreed with. Example:
>>> /pci@i0cf8,1/pci-bridge@0/scsi@0/channel@0/disk@0,0
>>> - I updated the OVMF patchset accordingly, but I won't post it until
>>> this QEMU patch is applied
>>> - Someone please write the SeaBIOS patch
>>>
>>> v6:
>>> - no changes
>>>
>>> v5:
>>> - constify parameter and local variables of pxb_host_ofw_unit_address(),
>>> in accord with the previous patch
>>>
>>> v4:
>>> - new in v4
>>>
>>> hw/pci-bridge/pci_expander_bridge.c | 53 +++++++++++++++++++++++++++++++++++++
>>> 1 file changed, 53 insertions(+)
>>>
>>> diff --git a/hw/pci-bridge/pci_expander_bridge.c b/hw/pci-bridge/pci_expander_bridge.c
>>> index 70708ef..57f8a37 100644
>>> --- a/hw/pci-bridge/pci_expander_bridge.c
>>> +++ b/hw/pci-bridge/pci_expander_bridge.c
>>> @@ -43,6 +43,8 @@ typedef struct PXBDev {
>>> uint16_t numa_node;
>>> } PXBDev;
>>>
>>> +static GList *pxb_dev_list;
>>> +
>>> #define TYPE_PXB_HOST "pxb-host"
>>>
>>> static int pxb_bus_num(PCIBus *bus)
>>> @@ -89,12 +91,45 @@ static const char *pxb_host_root_bus_path(PCIHostState *host_bridge,
>>> return bus->bus_path;
>>> }
>>>
>>> +static char *pxb_host_ofw_unit_address(const SysBusDevice *dev)
>>> +{
>>> + const PCIHostState *pxb_host;
>>> + const PCIBus *pxb_bus;
>>> + const PXBDev *pxb_dev;
>>> + int position;
>>> + const DeviceState *pxb_dev_base;
>>> + const PCIHostState *main_host;
>>> + const SysBusDevice *main_host_sbd;
>>> +
>>> + pxb_host = PCI_HOST_BRIDGE(dev);
>>> + pxb_bus = pxb_host->bus;
>>> + pxb_dev = PXB_DEV(pxb_bus->parent_dev);
>>> + position = g_list_index(pxb_dev_list, pxb_dev);
>>> + assert(position >= 0);
>>> +
>>> + pxb_dev_base = DEVICE(pxb_dev);
>>> + main_host = PCI_HOST_BRIDGE(pxb_dev_base->parent_bus->parent);
>>> + main_host_sbd = SYS_BUS_DEVICE(main_host);
>>> +
>>> + if (main_host_sbd->num_mmio > 0) {
>>> + return g_strdup_printf(TARGET_FMT_plx ",%x",
>>> + main_host_sbd->mmio[0].addr, position + 1);
>>> + }
>>> + if (main_host_sbd->num_pio > 0) {
>>> + return g_strdup_printf("i%04x,%x",
>>> + main_host_sbd->pio[0], position + 1);
>>> + }
>>> + return NULL;
>>> +}
>>> +
>>> static void pxb_host_class_init(ObjectClass *class, void *data)
>>> {
>>> DeviceClass *dc = DEVICE_CLASS(class);
>>> + SysBusDeviceClass *sbc = SYS_BUS_DEVICE_CLASS(class);
>>> PCIHostBridgeClass *hc = PCI_HOST_BRIDGE_CLASS(class);
>>>
>>> dc->fw_name = "pci";
>>> + sbc->explicit_ofw_unit_address = pxb_host_ofw_unit_address;
>>> hc->root_bus_path = pxb_host_root_bus_path;
>>> }
>>>
>>> @@ -149,6 +184,15 @@ static int pxb_map_irq_fn(PCIDevice *pci_dev, int pin)
>>> return pin - PCI_SLOT(pxb->devfn);
>>> }
>>>
>>> +static gint pxb_compare(gconstpointer a, gconstpointer b)
>>> +{
>>> + const PXBDev *pxb_a = a, *pxb_b = b;
>>> +
>>> + return pxb_a->bus_nr < pxb_b->bus_nr ? -1 :
>>> + pxb_a->bus_nr > pxb_b->bus_nr ? 1 :
>>> + 0;
>>> +}
>>> +
>>> static int pxb_dev_initfn(PCIDevice *dev)
>>> {
>>> PXBDev *pxb = PXB_DEV(dev);
>>> @@ -192,9 +236,17 @@ static int pxb_dev_initfn(PCIDevice *dev)
>>> PCI_STATUS_66MHZ | PCI_STATUS_FAST_BACK);
>>> pci_config_set_class(dev->config, PCI_CLASS_BRIDGE_HOST);
>>>
>>> + pxb_dev_list = g_list_insert_sorted(pxb_dev_list, pxb, pxb_compare);
>>> return 0;
>>> }
>>>
>>> +static void pxb_dev_exitfn(PCIDevice *pci_dev)
>>> +{
>>> + PXBDev *pxb = PXB_DEV(pci_dev);
>>> +
>>> + pxb_dev_list = g_list_remove(pxb_dev_list, pxb);
>>> +}
>>> +
>>> static Property pxb_dev_properties[] = {
>>> /* Note: 0 is not a legal a PXB bus number. */
>>> DEFINE_PROP_UINT8("bus_nr", PXBDev, bus_nr, 0),
>>> @@ -208,6 +260,7 @@ static void pxb_dev_class_init(ObjectClass *klass, void *data)
>>> PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
>>>
>>> k->init = pxb_dev_initfn;
>>> + k->exit = pxb_dev_exitfn;
>>> k->vendor_id = PCI_VENDOR_ID_REDHAT;
>>> k->device_id = PCI_DEVICE_ID_REDHAT_PXB;
>>> k->class_id = PCI_CLASS_BRIDGE_HOST;
>>> --
>>> 1.8.3.1
>
next prev parent reply other threads:[~2015-06-24 7:08 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-06-19 2:40 [Qemu-devel] [PATCH v7 00/10] PXB changes Laszlo Ersek
2015-06-19 2:40 ` [Qemu-devel] [PATCH v7 01/10] migration: introduce VMSTATE_BUFFER_UNSAFE_INFO_TEST() Laszlo Ersek
2015-06-19 2:40 ` [Qemu-devel] [PATCH v7 02/10] hw/pci-bridge: expose _test parameter in SHPC_VMSTATE() Laszlo Ersek
2015-06-19 2:40 ` [Qemu-devel] [PATCH v7 03/10] hw/pci-bridge: add macro for "chassis_nr" property Laszlo Ersek
2015-06-19 2:40 ` [Qemu-devel] [PATCH v7 04/10] hw/pci-bridge: add macro for "msi" property Laszlo Ersek
2015-06-19 2:40 ` [Qemu-devel] [PATCH v7 05/10] hw/pci: introduce shpc_present() helper function Laszlo Ersek
2015-06-19 2:40 ` [Qemu-devel] [PATCH v7 06/10] hw/pci-bridge: introduce "shpc" property Laszlo Ersek
2015-06-19 2:40 ` [Qemu-devel] [PATCH v7 07/10] hw/pci-bridge: disable SHPC in PXB Laszlo Ersek
2015-06-19 2:40 ` [Qemu-devel] [PATCH v7 08/10] hw/core: rebase sysbus_get_fw_dev_path() to g_strdup_printf() Laszlo Ersek
2015-06-19 2:40 ` [Qemu-devel] [PATCH v7 09/10] hw/core: explicit OFW unit address callback for SysBusDeviceClass Laszlo Ersek
2015-06-19 2:40 ` [Qemu-devel] [PATCH v7 10/10] hw/pci-bridge: format special OFW unit address for PXB host Laszlo Ersek
2015-06-24 5:40 ` Michael S. Tsirkin
2015-06-24 7:01 ` Laszlo Ersek
2015-06-24 7:08 ` Marcel Apfelbaum [this message]
2015-06-24 17:11 ` Kevin O'Connor
2015-06-24 17:14 ` Marcel Apfelbaum
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=558A5752.3010704@redhat.com \
--to=marcel@redhat.com \
--cc=kevin@koconnor.net \
--cc=lersek@redhat.com \
--cc=mst@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).