From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:45533) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ZNqai-0006G8-Tc for qemu-devel@nongnu.org; Fri, 07 Aug 2015 18:58:22 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1ZNqaf-000172-MH for qemu-devel@nongnu.org; Fri, 07 Aug 2015 18:58:20 -0400 Received: from mx1.redhat.com ([209.132.183.28]:40057) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ZNqaf-00013x-G0 for qemu-devel@nongnu.org; Fri, 07 Aug 2015 18:58:17 -0400 References: <1438858816-29385-1-git-send-email-markmb@redhat.com> <1438858878-29450-1-git-send-email-markmb@redhat.com> <1438858878-29450-4-git-send-email-markmb@redhat.com> <20150806144721.GB3606@morn.localdomain> <20150806165915.516cc97c@markmb_rh> <20150807204006.GA8074@morn.localdomain> From: Laszlo Ersek Message-ID: <55C53800.1020103@redhat.com> Date: Sat, 8 Aug 2015 00:58:08 +0200 MIME-Version: 1.0 In-Reply-To: <20150807204006.GA8074@morn.localdomain> Content-Type: text/plain; charset=windows-1252 Content-Transfer-Encoding: quoted-printable Subject: Re: [Qemu-devel] [PATCH 3/5] Implement fw_cfg DMA interface List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Kevin O'Connor , Paolo Bonzini Cc: Drew , Stefan Hajnoczi , qemu-devel@nongnu.org, Stefan Weil , Gerd Hoffmann , =?UTF-8?Q?Marc_Mar=c3=ad?= On 08/07/15 22:40, Kevin O'Connor wrote: > On Thu, Aug 06, 2015 at 04:59:15PM +0200, Marc Mar=ED wrote: >> On Thu, 6 Aug 2015 10:47:21 -0400 >> "Kevin O'Connor" wrote: >>> Also, it's very unusual to see 32bit writes to an unaligned IO addres= s >>> - I think two pad bytes should be added so that the offset for the dm= a >>> address is at position 4 (instead of 2). >> >> This is a PIO port (out), not a MMIO access (write). Maybe I'm wrong, >> but I don't think it matters to have the port number aligned with the >> write size. >=20 > There was a thread on misaligned IO accesses recently: >=20 > http://lists.nongnu.org/archive/html/qemu-devel/2015-07/msg05054.html >=20 > Perhaps Stefan knows what the implications of misaligned IO writes > are. >=20 > I suspect it's better to avoid them. Unrelated, but I just noticed: in (and since) commit 457ba42878, ICH9_LPC_GEN_PMCON_1 is read with pci_config_read*w*, but rewritten with pci_config_write*l*. Is that intended? (My similar OVMF code writes a word, not a long.) Thanks Laszlo