From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:45071)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <fred.konrad@greensocs.com>) id 1ZUZey-0002MC-M0
	for qemu-devel@nongnu.org; Wed, 26 Aug 2015 08:18:36 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <fred.konrad@greensocs.com>) id 1ZUZeu-0007Jm-JE
	for qemu-devel@nongnu.org; Wed, 26 Aug 2015 08:18:32 -0400
Received: from greensocs.com ([193.104.36.180]:51944)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <fred.konrad@greensocs.com>) id 1ZUZeu-0007J1-B0
	for qemu-devel@nongnu.org; Wed, 26 Aug 2015 08:18:28 -0400
Message-ID: <55DDAE90.6090101@greensocs.com>
Date: Wed, 26 Aug 2015 14:18:24 +0200
From: Frederic Konrad <fred.konrad@greensocs.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: 7bit
Subject: [Qemu-devel] MTTCG next version?
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel <qemu-devel@nongnu.org>, =?ISO-8859-1?Q?Alex_Benn=E9e?= <alex.bennee@linaro.org>, mttcg@greensocs.com
Cc: Paolo Bonzini <pbonzini@redhat.com>, "Emilio G. Cota" <cota@braap.org>, Mark Burton <mark.burton@greensocs.com>, Guillaume Delbergue <guillaume.delbergue@greensocs.com>, "Edgar E. Iglesias" <edgar.iglesias@gmail.com>

Hi everybody,

I'm trying to do the next version of the MTTCG work:

I would like to rebase on Alvise atomic instruction branch:
   - Alvise can you rebase it on the 2.4.0 version without MTTCG support 
and then
     point me to the MTTCG specific changes so I can include them in my 
tree?
I will add Paolo's linux-user and signal free qemu_cpu_kick series as well.

About tb_flush we think to do that without exiting:
   - Use two buffers for tbs.
   - Use a per tb invalidated flag.
   - when tb_flush just invalidate all tb from the buffer and swap to 
the second buffer:
     VCPU which are executing code will discard their tb_jmp_cache when 
they exit
     (eg: run_on_cpu).

We need also to fix emulated data barrier so tlb_flush are finished 
before the
instruction is executed. (That might be only data barrier breaks the TB).

Protecting page->code_bitmap and cpu_breakpoint_insert changes will be 
squashed in the tb_lock patch.

More tests must be done especially with gdbstub and icount.

Do that make sense?
Fred