From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:53527)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <cov@codeaurora.org>) id 1aQjwy-0001cq-MN
	for qemu-devel@nongnu.org; Tue, 02 Feb 2016 18:01:33 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <cov@codeaurora.org>) id 1aQjwt-0006en-M1
	for qemu-devel@nongnu.org; Tue, 02 Feb 2016 18:01:32 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:47130)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <cov@codeaurora.org>) id 1aQjwt-0006eg-GC
	for qemu-devel@nongnu.org; Tue, 02 Feb 2016 18:01:27 -0500
References: <1438793483-12721-1-git-send-email-cov@codeaurora.org>
	<1438793483-12721-10-git-send-email-cov@codeaurora.org>
	<CAKmqyKMKSaUbDbGDdTndkPoYFM+0BhYWrmqKr9EZaO-JneOQQA@mail.gmail.com>
From: Christopher Covington <cov@codeaurora.org>
Message-ID: <56B13543.7000801@codeaurora.org>
Date: Tue, 2 Feb 2016 18:01:23 -0500
MIME-Version: 1.0
In-Reply-To: <CAKmqyKMKSaUbDbGDdTndkPoYFM+0BhYWrmqKr9EZaO-JneOQQA@mail.gmail.com>
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [RFC 09/14] Implement remaining PMU functionality
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Alistair Francis <alistair23@gmail.com>
Cc: Aaron Lindsay <alindsay@codeaurora.org>, "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>

Hi Alistair,

On 02/02/2016 04:22 PM, Alistair Francis wrote:
> On Wed, Aug 5, 2015 at 9:51 AM, Christopher Covington
> <cov@codeaurora.org> wrote:
>> This adds logic to increment PMEVCNTR's based on different event inputs,
>> implements all remaining CP registers, and triggers an interrupt on
>> event overflow.
> 
> We (Xilinx) need parts of this patch to avoid kernel panics when
> booting the 4.4 Linux kernel. Have you done any more work on it? If
> you can send out a pach set I'm happy to have a look at it.

This issue sounds related to Lorenzo Piersali's patch arm64: kernel: fix
PMUv3 registers unconditional access.

As for the status of our TCG PMU patches, unfortunately, last I recall,
I was writing some kvm-unit-tests that Drew wanted me to test against
the KVM PMU, which required real hardware. I got distracted with using
an upstream kernel and a certain distribution on the hardware and have
yet to return.

Cov

-- 
Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project