From: "Philippe Mathieu-Daudé" <philmd@redhat.com>
To: Laurent Vivier <laurent@vivier.eu>, qemu-devel@nongnu.org
Cc: qemu-ppc@nongnu.org,
Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,
Andrew Randrianasulu <randrianasulu@gmail.com>,
David Gibson <david@gibson.dropbear.id.au>
Subject: Re: [PATCH] mos6522: update counters when timer interrupts are off
Date: Mon, 25 Nov 2019 16:00:38 +0100 [thread overview]
Message-ID: <57edef14-04b0-03bc-ff7b-aa64a705e029@redhat.com> (raw)
In-Reply-To: <3c49973f-ef70-27ec-342a-de722a05e257@vivier.eu>
On 11/25/19 3:56 PM, Laurent Vivier wrote:
> Le 25/11/2019 à 15:37, Philippe Mathieu-Daudé a écrit :
>> On 11/25/19 3:14 PM, Laurent Vivier wrote:
>>> Even if the interrupts are off, counters must be updated because
>>> they are running anyway and kernel can try to read them
>>> (it's the case with g3beige kernel).
>>>
>>> Reported-by: Andrew Randrianasulu <randrianasulu@gmail.com>
>>> Signed-off-by: Laurent Vivier <laurent@vivier.eu>
>>> ---
>>> hw/misc/mos6522.c | 8 ++++++--
>>> 1 file changed, 6 insertions(+), 2 deletions(-)
>>>
>>> diff --git a/hw/misc/mos6522.c b/hw/misc/mos6522.c
>>> index aa3bfe1afd..cecf0be59e 100644
>>> --- a/hw/misc/mos6522.c
>>> +++ b/hw/misc/mos6522.c
>>> @@ -113,6 +113,10 @@ static int64_t get_next_irq_time(MOS6522State *s,
>>> MOS6522Timer *ti,
>>> int64_t d, next_time;
>>> unsigned int counter;
>>>
>>
>> Can you add a comment here such "Clock disabled. This is the longest
>> time before expiration" or better?
>>
>> Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
>>
>>> + if (ti->frequency == 0) {
>>> + return INT64_MAX;
>>> + }
>>> +
>
>
> In fact this is here for a deeper problem:
>
> frequency is not correctly initialized on reset.
>
> ti->frequency are initialized by cuda/pmu/mac_via after the parent reset
> (mos6522) but the parent reset calls set_counter() that uses
> ti->frequency to set the counters. The mos6522 reset initialize the
> ti->frequency from s->frequency but s->frequency is never initialized.
Ah, I see.
"How machines behave after a soft reset" is something I'd like to get
tested more thoroughly (with Avocado eventually).
> It was hidden before because the timers were not updated if the
> interrupts are disabled, and now they are always updated.
>
> I didn't want to add a such complicated comment in the code and I will
> try to fix the problem later.
Good :)
next prev parent reply other threads:[~2019-11-25 15:03 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-11-25 14:14 [PATCH] mos6522: update counters when timer interrupts are off Laurent Vivier
2019-11-25 14:37 ` Philippe Mathieu-Daudé
2019-11-25 14:56 ` Laurent Vivier
2019-11-25 15:00 ` Philippe Mathieu-Daudé [this message]
2019-11-25 23:12 ` David Gibson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=57edef14-04b0-03bc-ff7b-aa64a705e029@redhat.com \
--to=philmd@redhat.com \
--cc=david@gibson.dropbear.id.au \
--cc=laurent@vivier.eu \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=randrianasulu@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).