From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1IUeuO-00060v-45
	for qemu-devel@nongnu.org; Mon, 10 Sep 2007 04:46:16 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1IUeuM-0005zm-FU
	for qemu-devel@nongnu.org; Mon, 10 Sep 2007 04:46:14 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1IUeuM-0005zZ-5B
	for qemu-devel@nongnu.org; Mon, 10 Sep 2007 04:46:14 -0400
Received: from nf-out-0910.google.com ([64.233.182.184])
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <filip.navara@gmail.com>) id 1IUeuL-000341-N3
	for qemu-devel@nongnu.org; Mon, 10 Sep 2007 04:46:13 -0400
Received: by nf-out-0910.google.com with SMTP id d21so1030171nfb
	for <qemu-devel@nongnu.org>; Mon, 10 Sep 2007 01:46:13 -0700 (PDT)
Message-ID: <5b31733c0709100146jf4f22f6l900dc55edf38f9d0@mail.gmail.com>
Date: Mon, 10 Sep 2007 10:46:12 +0200
From: "Filip Navara" <filip.navara@gmail.com>
Subject: Re: [Qemu-devel] Performance counter
In-Reply-To: <1189388998.21397.6.camel@localhost>
MIME-Version: 1.0
Content-Type: multipart/alternative;
	boundary="----=_Part_7555_13401456.1189413972631"
References: <1189388998.21397.6.camel@localhost>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

------=_Part_7555_13401456.1189413972631
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

Hi,

the performance registers aren't implemented on QEMU.

Best regards,
Filip Navara

On 9/10/07, Peter Nguyen <peter.nguyen@adelaide.edu.au> wrote:
>
> Hi,
>
> I'm using qemu at the moment to run a system for debugging purposes.  I
> was wondering whether qemu does actually emulate the performance
> counters on IA32.  Every time i try to read the value out, it
> consistently gives me zero even though i have written to the given model
> specific register.
>
> Thanks
> Peter Nguyen
>
>
>

------=_Part_7555_13401456.1189413972631
Content-Type: text/html; charset=ISO-8859-1
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

Hi,<br><br>the performance registers aren&#39;t implemented on QEMU.<br><br>Best regards,<br>Filip Navara<br><br><div><span class="gmail_quote">On 9/10/07, <b class="gmail_sendername">Peter Nguyen</b> &lt;<a href="mailto:peter.nguyen@adelaide.edu.au">
peter.nguyen@adelaide.edu.au</a>&gt; wrote:</span><blockquote class="gmail_quote" style="border-left: 1px solid rgb(204, 204, 204); margin: 0pt 0pt 0pt 0.8ex; padding-left: 1ex;">Hi,<br><br>I&#39;m using qemu at the moment to run a system for debugging purposes.&nbsp;&nbsp;I
<br>was wondering whether qemu does actually emulate the performance<br>counters on IA32.&nbsp;&nbsp;Every time i try to read the value out, it<br>consistently gives me zero even though i have written to the given model<br>specific register.
<br><br>Thanks<br>Peter Nguyen<br><br><br></blockquote></div><br>

------=_Part_7555_13401456.1189413972631--