From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43) id 1IV02a-0006SN-55 for qemu-devel@nongnu.org; Tue, 11 Sep 2007 03:20:08 -0400 Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43) id 1IV02Y-0006NM-3e for qemu-devel@nongnu.org; Tue, 11 Sep 2007 03:20:07 -0400 Received: from [199.232.76.173] (helo=monty-python.gnu.org) by lists.gnu.org with esmtp (Exim 4.43) id 1IV02X-0006N7-Vo for qemu-devel@nongnu.org; Tue, 11 Sep 2007 03:20:06 -0400 Received: from nf-out-0910.google.com ([64.233.182.188]) by monty-python.gnu.org with esmtp (Exim 4.60) (envelope-from ) id 1IV02X-0007YD-CF for qemu-devel@nongnu.org; Tue, 11 Sep 2007 03:20:05 -0400 Received: by nf-out-0910.google.com with SMTP id d21so1371828nfb for ; Tue, 11 Sep 2007 00:20:04 -0700 (PDT) Message-ID: <5b31733c0709110020x690f6b65v442d2f5f797b5968@mail.gmail.com> Date: Tue, 11 Sep 2007 09:20:04 +0200 From: "Filip Navara" Sender: filip.navara@gmail.com Subject: Re: [Qemu-devel] [PATCH] Intel cache info In-Reply-To: <20070909150415.GA10713@networkno.de> MIME-Version: 1.0 Content-Type: multipart/mixed; boundary="----=_Part_622_28650581.1189495204382" References: <5b31733c0709081227w3e5f1036odbc649edfdc8c79b@mail.gmail.com> <20070909150415.GA10713@networkno.de> Reply-To: qemu-devel@nongnu.org List-Id: qemu-devel.nongnu.org List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Thiemo Seufer Cc: qemu-devel@nongnu.org ------=_Part_622_28650581.1189495204382 Content-Type: multipart/alternative; boundary="----=_Part_623_28613434.1189495204382" ------=_Part_623_28613434.1189495204382 Content-Type: text/plain; charset=ISO-8859-1 Content-Transfer-Encoding: 7bit Content-Disposition: inline Here it is, sorry for the delay. Best regards, Filip Navara On 9/9/07, Thiemo Seufer wrote: > > Filip Navara wrote: > > Fix the CPUID function 2 to correctly report cache info for the > particular > > processor. I chose the values closest to the ones reported in the AMD > > registers. This is important for operating systems that detect cache > line > > width and later call CLFLUSH for each line. In the previous > implementation > > the values didn't specify L2 cache line width and so Darwin endlessly > looped > > trying to flush them. > > No patch attached. > > > Thiemo > ------=_Part_623_28613434.1189495204382 Content-Type: text/html; charset=ISO-8859-1 Content-Transfer-Encoding: 7bit Content-Disposition: inline Here it is, sorry for the delay.

Best regards,
Filip Navara

On 9/9/07, Thiemo Seufer <ths@networkno.de > wrote:
Filip Navara wrote:
> Fix the CPUID function 2 to correctly report cache info for the particular
> processor. I chose the values closest to the ones reported in the AMD
> registers. This is important for operating systems that detect cache line
> width and later call CLFLUSH for each line. In the previous implementation
> the values didn't specify L2 cache line width and so Darwin endlessly looped
> trying to flush them.

No patch attached.


Thiemo

------=_Part_623_28613434.1189495204382-- ------=_Part_622_28650581.1189495204382 Content-Type: application/octet-stream; name="qemu-cache-info.patch" Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="qemu-cache-info.patch" X-Attachment-Id: f_f6g2pelf SW5kZXg6IHRhcmdldC1pMzg2L2hlbHBlci5jDQo9PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09DQpSQ1MgZmlsZTogL3NvdXJj ZXMvcWVtdS9xZW11L3RhcmdldC1pMzg2L2hlbHBlci5jLHYNCnJldHJpZXZpbmcgcmV2aXNpb24g MS44NA0KZGlmZiAtdSAtcjEuODQgaGVscGVyLmMNCi0tLSB0YXJnZXQtaTM4Ni9oZWxwZXIuYwky NiBKdW4gMjAwNyAwODozNToxOCAtMDAwMAkxLjg0DQorKysgdGFyZ2V0LWkzODYvaGVscGVyLmMJ OCBTZXAgMjAwNyAxNjowNzoyMyAtMDAwMA0KQEAgLTE2NTcsMTAgKzE2NTcsMTAgQEANCiAgICAg ICAgIGJyZWFrOw0KICAgICBjYXNlIDI6DQogICAgICAgICAvKiBjYWNoZSBpbmZvOiBuZWVkZWQg Zm9yIFBlbnRpdW0gUHJvIGNvbXBhdGliaWxpdHkgKi8NCi0gICAgICAgIEVBWCA9IDB4NDEwNjAx Ow0KKyAgICAgICAgRUFYID0gMTsNCiAgICAgICAgIEVCWCA9IDA7DQogICAgICAgICBFQ1ggPSAw Ow0KLSAgICAgICAgRURYID0gMDsNCisgICAgICAgIEVEWCA9IDB4MmMzMDdkOyANCiAgICAgICAg IGJyZWFrOw0KICAgICBjYXNlIDB4ODAwMDAwMDA6DQogICAgICAgICBFQVggPSBlbnYtPmNwdWlk X3hsZXZlbDsNCg== ------=_Part_622_28650581.1189495204382--