From: Stefan Berger <stefanb@linux.vnet.ibm.com>
To: "Marc-André Lureau" <marcandre.lureau@redhat.com>, qemu-devel@nongnu.org
Cc: amarnath.valluri@intel.com
Subject: Re: [Qemu-devel] [PATCH 19/42] tpm-tis: fold TPMTISEmuState in TPMState
Date: Tue, 10 Oct 2017 14:07:46 -0400 [thread overview]
Message-ID: <5ea4a9fb-94bd-7840-48a6-1830574b7081@linux.vnet.ibm.com> (raw)
In-Reply-To: <20171009225623.29232-20-marcandre.lureau@redhat.com>
On 10/09/2017 06:56 PM, Marc-André Lureau wrote:
> Signed-off-by: Marc-André Lureau <marcandre.lureau@redhat.com>
Reviewed-by: Stefan Berger <stefanb@linux.vnet.ibm.com>
> ---
> hw/tpm/tpm_tis.c | 336 ++++++++++++++++++++++++++-----------------------------
> 1 file changed, 157 insertions(+), 179 deletions(-)
>
> diff --git a/hw/tpm/tpm_tis.c b/hw/tpm/tpm_tis.c
> index 73cda41dc6..d84eec48b4 100644
> --- a/hw/tpm/tpm_tis.c
> +++ b/hw/tpm/tpm_tis.c
> @@ -72,7 +72,10 @@ typedef struct TPMLocality {
> TPMSizedBuffer r_buffer;
> } TPMLocality;
>
> -typedef struct TPMTISEmuState {
> +struct TPMState {
> + ISADevice busdev;
> + MemoryRegion mmio;
> +
> QEMUBH *bh;
> uint32_t offset;
> uint8_t buf[TPM_TIS_BUFFER_MAX];
> @@ -85,15 +88,6 @@ typedef struct TPMTISEmuState {
>
> qemu_irq irq;
> uint32_t irq_num;
> -} TPMTISEmuState;
> -
> -struct TPMState {
> - ISADevice busdev;
> - MemoryRegion mmio;
> -
> - union {
> - TPMTISEmuState tis;
> - } s;
>
> uint8_t locty_number;
> TPMBackendCmd cmd;
> @@ -272,16 +266,15 @@ static void tpm_tis_sts_set(TPMLocality *l, uint32_t flags)
> */
> static void tpm_tis_tpm_send(TPMState *s, uint8_t locty)
> {
> - TPMTISEmuState *tis = &s->s.tis;
> - TPMLocality *locty_data = &tis->loc[locty];
> + TPMLocality *locty_data = &s->loc[locty];
>
> - tpm_tis_show_buffer(&tis->loc[locty].w_buffer, "tpm_tis: To TPM");
> + tpm_tis_show_buffer(&s->loc[locty].w_buffer, "tpm_tis: To TPM");
>
> /*
> * w_offset serves as length indicator for length of data;
> * it's reset when the response comes back
> */
> - tis->loc[locty].state = TPM_TIS_STATE_EXECUTION;
> + s->loc[locty].state = TPM_TIS_STATE_EXECUTION;
>
> s->cmd = (TPMBackendCmd) {
> .locty = locty,
> @@ -297,17 +290,15 @@ static void tpm_tis_tpm_send(TPMState *s, uint8_t locty)
> /* raise an interrupt if allowed */
> static void tpm_tis_raise_irq(TPMState *s, uint8_t locty, uint32_t irqmask)
> {
> - TPMTISEmuState *tis = &s->s.tis;
> -
> if (!TPM_TIS_IS_VALID_LOCTY(locty)) {
> return;
> }
>
> - if ((tis->loc[locty].inte & TPM_TIS_INT_ENABLED) &&
> - (tis->loc[locty].inte & irqmask)) {
> + if ((s->loc[locty].inte & TPM_TIS_INT_ENABLED) &&
> + (s->loc[locty].inte & irqmask)) {
> DPRINTF("tpm_tis: Raising IRQ for flag %08x\n", irqmask);
> - qemu_irq_raise(s->s.tis.irq);
> - tis->loc[locty].ints |= irqmask;
> + qemu_irq_raise(s->irq);
> + s->loc[locty].ints |= irqmask;
> }
> }
>
> @@ -319,7 +310,7 @@ static uint32_t tpm_tis_check_request_use_except(TPMState *s, uint8_t locty)
> if (l == locty) {
> continue;
> }
> - if ((s->s.tis.loc[l].access & TPM_TIS_ACCESS_REQUEST_USE)) {
> + if ((s->loc[l].access & TPM_TIS_ACCESS_REQUEST_USE)) {
> return 1;
> }
> }
> @@ -329,14 +320,13 @@ static uint32_t tpm_tis_check_request_use_except(TPMState *s, uint8_t locty)
>
> static void tpm_tis_new_active_locality(TPMState *s, uint8_t new_active_locty)
> {
> - TPMTISEmuState *tis = &s->s.tis;
> - bool change = (s->s.tis.active_locty != new_active_locty);
> + bool change = (s->active_locty != new_active_locty);
> bool is_seize;
> uint8_t mask;
>
> - if (change && TPM_TIS_IS_VALID_LOCTY(s->s.tis.active_locty)) {
> + if (change && TPM_TIS_IS_VALID_LOCTY(s->active_locty)) {
> is_seize = TPM_TIS_IS_VALID_LOCTY(new_active_locty) &&
> - tis->loc[new_active_locty].access & TPM_TIS_ACCESS_SEIZE;
> + s->loc[new_active_locty].access & TPM_TIS_ACCESS_SEIZE;
>
> if (is_seize) {
> mask = ~(TPM_TIS_ACCESS_ACTIVE_LOCALITY);
> @@ -345,73 +335,70 @@ static void tpm_tis_new_active_locality(TPMState *s, uint8_t new_active_locty)
> TPM_TIS_ACCESS_REQUEST_USE);
> }
> /* reset flags on the old active locality */
> - tis->loc[s->s.tis.active_locty].access &= mask;
> + s->loc[s->active_locty].access &= mask;
>
> if (is_seize) {
> - tis->loc[tis->active_locty].access |= TPM_TIS_ACCESS_BEEN_SEIZED;
> + s->loc[s->active_locty].access |= TPM_TIS_ACCESS_BEEN_SEIZED;
> }
> }
>
> - tis->active_locty = new_active_locty;
> + s->active_locty = new_active_locty;
>
> - DPRINTF("tpm_tis: Active locality is now %d\n", s->s.tis.active_locty);
> + DPRINTF("tpm_tis: Active locality is now %d\n", s->active_locty);
>
> if (TPM_TIS_IS_VALID_LOCTY(new_active_locty)) {
> /* set flags on the new active locality */
> - tis->loc[new_active_locty].access |= TPM_TIS_ACCESS_ACTIVE_LOCALITY;
> - tis->loc[new_active_locty].access &= ~(TPM_TIS_ACCESS_REQUEST_USE |
> + s->loc[new_active_locty].access |= TPM_TIS_ACCESS_ACTIVE_LOCALITY;
> + s->loc[new_active_locty].access &= ~(TPM_TIS_ACCESS_REQUEST_USE |
> TPM_TIS_ACCESS_SEIZE);
> }
>
> if (change) {
> - tpm_tis_raise_irq(s, tis->active_locty, TPM_TIS_INT_LOCALITY_CHANGED);
> + tpm_tis_raise_irq(s, s->active_locty, TPM_TIS_INT_LOCALITY_CHANGED);
> }
> }
>
> /* abort -- this function switches the locality */
> static void tpm_tis_abort(TPMState *s, uint8_t locty)
> {
> - TPMTISEmuState *tis = &s->s.tis;
> -
> - tis->loc[locty].r_offset = 0;
> - tis->loc[locty].w_offset = 0;
> + s->loc[locty].r_offset = 0;
> + s->loc[locty].w_offset = 0;
>
> - DPRINTF("tpm_tis: tis_abort: new active locality is %d\n", tis->next_locty);
> + DPRINTF("tpm_tis: tis_abort: new active locality is %d\n", s->next_locty);
>
> /*
> * Need to react differently depending on who's aborting now and
> * which locality will become active afterwards.
> */
> - if (tis->aborting_locty == tis->next_locty) {
> - tis->loc[tis->aborting_locty].state = TPM_TIS_STATE_READY;
> - tpm_tis_sts_set(&tis->loc[tis->aborting_locty],
> + if (s->aborting_locty == s->next_locty) {
> + s->loc[s->aborting_locty].state = TPM_TIS_STATE_READY;
> + tpm_tis_sts_set(&s->loc[s->aborting_locty],
> TPM_TIS_STS_COMMAND_READY);
> - tpm_tis_raise_irq(s, tis->aborting_locty, TPM_TIS_INT_COMMAND_READY);
> + tpm_tis_raise_irq(s, s->aborting_locty, TPM_TIS_INT_COMMAND_READY);
> }
>
> /* locality after abort is another one than the current one */
> - tpm_tis_new_active_locality(s, tis->next_locty);
> + tpm_tis_new_active_locality(s, s->next_locty);
>
> - tis->next_locty = TPM_TIS_NO_LOCALITY;
> + s->next_locty = TPM_TIS_NO_LOCALITY;
> /* nobody's aborting a command anymore */
> - tis->aborting_locty = TPM_TIS_NO_LOCALITY;
> + s->aborting_locty = TPM_TIS_NO_LOCALITY;
> }
>
> /* prepare aborting current command */
> static void tpm_tis_prep_abort(TPMState *s, uint8_t locty, uint8_t newlocty)
> {
> - TPMTISEmuState *tis = &s->s.tis;
> uint8_t busy_locty;
>
> - tis->aborting_locty = locty;
> - tis->next_locty = newlocty; /* locality after successful abort */
> + s->aborting_locty = locty;
> + s->next_locty = newlocty; /* locality after successful abort */
>
> /*
> * only abort a command using an interrupt if currently executing
> * a command AND if there's a valid connection to the vTPM.
> */
> for (busy_locty = 0; busy_locty < TPM_TIS_NUM_LOCALITIES; busy_locty++) {
> - if (tis->loc[busy_locty].state == TPM_TIS_STATE_EXECUTION) {
> + if (s->loc[busy_locty].state == TPM_TIS_STATE_EXECUTION) {
> /*
> * request the backend to cancel. Some backends may not
> * support it
> @@ -427,16 +414,15 @@ static void tpm_tis_prep_abort(TPMState *s, uint8_t locty, uint8_t newlocty)
> static void tpm_tis_receive_bh(void *opaque)
> {
> TPMState *s = opaque;
> - TPMTISEmuState *tis = &s->s.tis;
> uint8_t locty = s->cmd.locty;
>
> - tpm_tis_sts_set(&tis->loc[locty],
> + tpm_tis_sts_set(&s->loc[locty],
> TPM_TIS_STS_VALID | TPM_TIS_STS_DATA_AVAILABLE);
> - tis->loc[locty].state = TPM_TIS_STATE_COMPLETION;
> - tis->loc[locty].r_offset = 0;
> - tis->loc[locty].w_offset = 0;
> + s->loc[locty].state = TPM_TIS_STATE_COMPLETION;
> + s->loc[locty].r_offset = 0;
> + s->loc[locty].w_offset = 0;
>
> - if (TPM_TIS_IS_VALID_LOCTY(tis->next_locty)) {
> + if (TPM_TIS_IS_VALID_LOCTY(s->next_locty)) {
> tpm_tis_abort(s, locty);
> }
>
> @@ -449,18 +435,17 @@ static void tpm_tis_receive_bh(void *opaque)
> */
> static void tpm_tis_receive_cb(TPMState *s)
> {
> - TPMTISEmuState *tis = &s->s.tis;
> bool is_selftest_done = s->cmd.selftest_done;
> uint8_t locty = s->cmd.locty;
> uint8_t l;
>
> if (is_selftest_done) {
> for (l = 0; l < TPM_TIS_NUM_LOCALITIES; l++) {
> - tis->loc[locty].sts |= TPM_TIS_STS_SELFTEST_DONE;
> + s->loc[locty].sts |= TPM_TIS_STS_SELFTEST_DONE;
> }
> }
>
> - qemu_bh_schedule(tis->bh);
> + qemu_bh_schedule(s->bh);
> }
>
> /*
> @@ -468,21 +453,20 @@ static void tpm_tis_receive_cb(TPMState *s)
> */
> static uint32_t tpm_tis_data_read(TPMState *s, uint8_t locty)
> {
> - TPMTISEmuState *tis = &s->s.tis;
> uint32_t ret = TPM_TIS_NO_DATA_BYTE;
> uint16_t len;
>
> - if ((tis->loc[locty].sts & TPM_TIS_STS_DATA_AVAILABLE)) {
> - len = tpm_tis_get_size_from_buffer(&tis->loc[locty].r_buffer);
> + if ((s->loc[locty].sts & TPM_TIS_STS_DATA_AVAILABLE)) {
> + len = tpm_tis_get_size_from_buffer(&s->loc[locty].r_buffer);
>
> - ret = tis->loc[locty].r_buffer.buffer[tis->loc[locty].r_offset++];
> - if (tis->loc[locty].r_offset >= len) {
> + ret = s->loc[locty].r_buffer.buffer[s->loc[locty].r_offset++];
> + if (s->loc[locty].r_offset >= len) {
> /* got last byte */
> - tpm_tis_sts_set(&tis->loc[locty], TPM_TIS_STS_VALID);
> + tpm_tis_sts_set(&s->loc[locty], TPM_TIS_STS_VALID);
> tpm_tis_raise_irq(s, locty, TPM_TIS_INT_STS_VALID);
> }
> DPRINTF("tpm_tis: tpm_tis_data_read byte 0x%02x [%d]\n",
> - ret, tis->loc[locty].r_offset-1);
> + ret, s->loc[locty].r_offset - 1);
> }
>
> return ret;
> @@ -505,13 +489,12 @@ static void tpm_tis_dump_state(void *opaque, hwaddr addr)
> uint8_t locty = tpm_tis_locality_from_addr(addr);
> hwaddr base = addr & ~0xfff;
> TPMState *s = opaque;
> - TPMTISEmuState *tis = &s->s.tis;
>
> DPRINTF("tpm_tis: active locality : %d\n"
> "tpm_tis: state of locality %d : %d\n"
> "tpm_tis: register dump:\n",
> - tis->active_locty,
> - locty, tis->loc[locty].state);
> + s->active_locty,
> + locty, s->loc[locty].state);
>
> for (idx = 0; regs[idx] != 0xfff; idx++) {
> DPRINTF("tpm_tis: 0x%04x : 0x%08x\n", regs[idx],
> @@ -520,25 +503,25 @@ static void tpm_tis_dump_state(void *opaque, hwaddr addr)
>
> DPRINTF("tpm_tis: read offset : %d\n"
> "tpm_tis: result buffer : ",
> - tis->loc[locty].r_offset);
> + s->loc[locty].r_offset);
> for (idx = 0;
> - idx < tpm_tis_get_size_from_buffer(&tis->loc[locty].r_buffer);
> + idx < tpm_tis_get_size_from_buffer(&s->loc[locty].r_buffer);
> idx++) {
> DPRINTF("%c%02x%s",
> - tis->loc[locty].r_offset == idx ? '>' : ' ',
> - tis->loc[locty].r_buffer.buffer[idx],
> + s->loc[locty].r_offset == idx ? '>' : ' ',
> + s->loc[locty].r_buffer.buffer[idx],
> ((idx & 0xf) == 0xf) ? "\ntpm_tis: " : "");
> }
> DPRINTF("\n"
> "tpm_tis: write offset : %d\n"
> "tpm_tis: request buffer: ",
> - tis->loc[locty].w_offset);
> + s->loc[locty].w_offset);
> for (idx = 0;
> - idx < tpm_tis_get_size_from_buffer(&tis->loc[locty].w_buffer);
> + idx < tpm_tis_get_size_from_buffer(&s->loc[locty].w_buffer);
> idx++) {
> DPRINTF("%c%02x%s",
> - tis->loc[locty].w_offset == idx ? '>' : ' ',
> - tis->loc[locty].w_buffer.buffer[idx],
> + s->loc[locty].w_offset == idx ? '>' : ' ',
> + s->loc[locty].w_buffer.buffer[idx],
> ((idx & 0xf) == 0xf) ? "\ntpm_tis: " : "");
> }
> DPRINTF("\n");
> @@ -553,7 +536,6 @@ static uint64_t tpm_tis_mmio_read(void *opaque, hwaddr addr,
> unsigned size)
> {
> TPMState *s = opaque;
> - TPMTISEmuState *tis = &s->s.tis;
> uint16_t offset = addr & 0xffc;
> uint8_t shift = (addr & 0x3) * 8;
> uint32_t val = 0xffffffff;
> @@ -568,7 +550,7 @@ static uint64_t tpm_tis_mmio_read(void *opaque, hwaddr addr,
> switch (offset) {
> case TPM_TIS_REG_ACCESS:
> /* never show the SEIZE flag even though we use it internally */
> - val = tis->loc[locty].access & ~TPM_TIS_ACCESS_SEIZE;
> + val = s->loc[locty].access & ~TPM_TIS_ACCESS_SEIZE;
> /* the pending flag is always calculated */
> if (tpm_tis_check_request_use_except(s, locty)) {
> val |= TPM_TIS_ACCESS_PENDING_REQUEST;
> @@ -576,13 +558,13 @@ static uint64_t tpm_tis_mmio_read(void *opaque, hwaddr addr,
> val |= !tpm_backend_get_tpm_established_flag(s->be_driver);
> break;
> case TPM_TIS_REG_INT_ENABLE:
> - val = tis->loc[locty].inte;
> + val = s->loc[locty].inte;
> break;
> case TPM_TIS_REG_INT_VECTOR:
> - val = tis->irq_num;
> + val = s->irq_num;
> break;
> case TPM_TIS_REG_INT_STATUS:
> - val = tis->loc[locty].ints;
> + val = s->loc[locty].ints;
> break;
> case TPM_TIS_REG_INTF_CAPABILITY:
> switch (s->be_tpm_version) {
> @@ -598,14 +580,14 @@ static uint64_t tpm_tis_mmio_read(void *opaque, hwaddr addr,
> }
> break;
> case TPM_TIS_REG_STS:
> - if (tis->active_locty == locty) {
> - if ((tis->loc[locty].sts & TPM_TIS_STS_DATA_AVAILABLE)) {
> + if (s->active_locty == locty) {
> + if ((s->loc[locty].sts & TPM_TIS_STS_DATA_AVAILABLE)) {
> val = TPM_TIS_BURST_COUNT(
> - tpm_tis_get_size_from_buffer(&tis->loc[locty].r_buffer)
> - - tis->loc[locty].r_offset) | tis->loc[locty].sts;
> + tpm_tis_get_size_from_buffer(&s->loc[locty].r_buffer)
> + - s->loc[locty].r_offset) | s->loc[locty].sts;
> } else {
> - avail = tis->loc[locty].w_buffer.size
> - - tis->loc[locty].w_offset;
> + avail = s->loc[locty].w_buffer.size
> + - s->loc[locty].w_offset;
> /*
> * byte-sized reads should not return 0x00 for 0x100
> * available bytes.
> @@ -613,13 +595,13 @@ static uint64_t tpm_tis_mmio_read(void *opaque, hwaddr addr,
> if (size == 1 && avail > 0xff) {
> avail = 0xff;
> }
> - val = TPM_TIS_BURST_COUNT(avail) | tis->loc[locty].sts;
> + val = TPM_TIS_BURST_COUNT(avail) | s->loc[locty].sts;
> }
> }
> break;
> case TPM_TIS_REG_DATA_FIFO:
> case TPM_TIS_REG_DATA_XFIFO ... TPM_TIS_REG_DATA_XFIFO_END:
> - if (tis->active_locty == locty) {
> + if (s->active_locty == locty) {
> if (size > 4 - (addr & 0x3)) {
> /* prevent access beyond FIFO */
> size = 4 - (addr & 0x3);
> @@ -627,7 +609,7 @@ static uint64_t tpm_tis_mmio_read(void *opaque, hwaddr addr,
> val = 0;
> shift = 0;
> while (size > 0) {
> - switch (tis->loc[locty].state) {
> + switch (s->loc[locty].state) {
> case TPM_TIS_STATE_COMPLETION:
> v = tpm_tis_data_read(s, locty);
> break;
> @@ -643,7 +625,7 @@ static uint64_t tpm_tis_mmio_read(void *opaque, hwaddr addr,
> }
> break;
> case TPM_TIS_REG_INTERFACE_ID:
> - val = tis->loc[locty].iface_id;
> + val = s->loc[locty].iface_id;
> break;
> case TPM_TIS_REG_DID_VID:
> val = (TPM_TIS_TPM_DID << 16) | TPM_TIS_TPM_VID;
> @@ -675,7 +657,6 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> uint64_t val, unsigned size)
> {
> TPMState *s = opaque;
> - TPMTISEmuState *tis = &s->s.tis;
> uint16_t off = addr & 0xffc;
> uint8_t shift = (addr & 0x3) * 8;
> uint8_t locty = tpm_tis_locality_from_addr(addr);
> @@ -712,17 +693,17 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> TPM_TIS_ACCESS_ACTIVE_LOCALITY);
> }
>
> - active_locty = tis->active_locty;
> + active_locty = s->active_locty;
>
> if ((val & TPM_TIS_ACCESS_ACTIVE_LOCALITY)) {
> /* give up locality if currently owned */
> - if (tis->active_locty == locty) {
> + if (s->active_locty == locty) {
> DPRINTF("tpm_tis: Releasing locality %d\n", locty);
>
> uint8_t newlocty = TPM_TIS_NO_LOCALITY;
> /* anybody wants the locality ? */
> for (c = TPM_TIS_NUM_LOCALITIES - 1; c >= 0; c--) {
> - if ((tis->loc[c].access & TPM_TIS_ACCESS_REQUEST_USE)) {
> + if ((s->loc[c].access & TPM_TIS_ACCESS_REQUEST_USE)) {
> DPRINTF("tpm_tis: Locality %d requests use.\n", c);
> newlocty = c;
> break;
> @@ -740,12 +721,12 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> }
> } else {
> /* not currently the owner; clear a pending request */
> - tis->loc[locty].access &= ~TPM_TIS_ACCESS_REQUEST_USE;
> + s->loc[locty].access &= ~TPM_TIS_ACCESS_REQUEST_USE;
> }
> }
>
> if ((val & TPM_TIS_ACCESS_BEEN_SEIZED)) {
> - tis->loc[locty].access &= ~TPM_TIS_ACCESS_BEEN_SEIZED;
> + s->loc[locty].access &= ~TPM_TIS_ACCESS_BEEN_SEIZED;
> }
>
> if ((val & TPM_TIS_ACCESS_SEIZE)) {
> @@ -756,19 +737,19 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> * allow seize for requesting locality if no locality is
> * active
> */
> - while ((TPM_TIS_IS_VALID_LOCTY(tis->active_locty) &&
> - locty > tis->active_locty) ||
> - !TPM_TIS_IS_VALID_LOCTY(tis->active_locty)) {
> + while ((TPM_TIS_IS_VALID_LOCTY(s->active_locty) &&
> + locty > s->active_locty) ||
> + !TPM_TIS_IS_VALID_LOCTY(s->active_locty)) {
> bool higher_seize = FALSE;
>
> /* already a pending SEIZE ? */
> - if ((tis->loc[locty].access & TPM_TIS_ACCESS_SEIZE)) {
> + if ((s->loc[locty].access & TPM_TIS_ACCESS_SEIZE)) {
> break;
> }
>
> /* check for ongoing seize by a higher locality */
> for (l = locty + 1; l < TPM_TIS_NUM_LOCALITIES; l++) {
> - if ((tis->loc[l].access & TPM_TIS_ACCESS_SEIZE)) {
> + if ((s->loc[l].access & TPM_TIS_ACCESS_SEIZE)) {
> higher_seize = TRUE;
> break;
> }
> @@ -780,24 +761,24 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
>
> /* cancel any seize by a lower locality */
> for (l = 0; l < locty - 1; l++) {
> - tis->loc[l].access &= ~TPM_TIS_ACCESS_SEIZE;
> + s->loc[l].access &= ~TPM_TIS_ACCESS_SEIZE;
> }
>
> - tis->loc[locty].access |= TPM_TIS_ACCESS_SEIZE;
> + s->loc[locty].access |= TPM_TIS_ACCESS_SEIZE;
> DPRINTF("tpm_tis: TPM_TIS_ACCESS_SEIZE: "
> "Locality %d seized from locality %d\n",
> - locty, tis->active_locty);
> + locty, s->active_locty);
> DPRINTF("tpm_tis: TPM_TIS_ACCESS_SEIZE: Initiating abort.\n");
> set_new_locty = 0;
> - tpm_tis_prep_abort(s, tis->active_locty, locty);
> + tpm_tis_prep_abort(s, s->active_locty, locty);
> break;
> }
> }
>
> if ((val & TPM_TIS_ACCESS_REQUEST_USE)) {
> - if (tis->active_locty != locty) {
> - if (TPM_TIS_IS_VALID_LOCTY(tis->active_locty)) {
> - tis->loc[locty].access |= TPM_TIS_ACCESS_REQUEST_USE;
> + if (s->active_locty != locty) {
> + if (TPM_TIS_IS_VALID_LOCTY(s->active_locty)) {
> + s->loc[locty].access |= TPM_TIS_ACCESS_REQUEST_USE;
> } else {
> /* no locality active -> make this one active now */
> active_locty = locty;
> @@ -811,12 +792,12 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
>
> break;
> case TPM_TIS_REG_INT_ENABLE:
> - if (tis->active_locty != locty) {
> + if (s->active_locty != locty) {
> break;
> }
>
> - tis->loc[locty].inte &= mask;
> - tis->loc[locty].inte |= (val & (TPM_TIS_INT_ENABLED |
> + s->loc[locty].inte &= mask;
> + s->loc[locty].inte |= (val & (TPM_TIS_INT_ENABLED |
> TPM_TIS_INT_POLARITY_MASK |
> TPM_TIS_INTERRUPTS_SUPPORTED));
> break;
> @@ -824,30 +805,30 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> /* hard wired -- ignore */
> break;
> case TPM_TIS_REG_INT_STATUS:
> - if (tis->active_locty != locty) {
> + if (s->active_locty != locty) {
> break;
> }
>
> /* clearing of interrupt flags */
> if (((val & TPM_TIS_INTERRUPTS_SUPPORTED)) &&
> - (tis->loc[locty].ints & TPM_TIS_INTERRUPTS_SUPPORTED)) {
> - tis->loc[locty].ints &= ~val;
> - if (tis->loc[locty].ints == 0) {
> - qemu_irq_lower(tis->irq);
> + (s->loc[locty].ints & TPM_TIS_INTERRUPTS_SUPPORTED)) {
> + s->loc[locty].ints &= ~val;
> + if (s->loc[locty].ints == 0) {
> + qemu_irq_lower(s->irq);
> DPRINTF("tpm_tis: Lowering IRQ\n");
> }
> }
> - tis->loc[locty].ints &= ~(val & TPM_TIS_INTERRUPTS_SUPPORTED);
> + s->loc[locty].ints &= ~(val & TPM_TIS_INTERRUPTS_SUPPORTED);
> break;
> case TPM_TIS_REG_STS:
> - if (tis->active_locty != locty) {
> + if (s->active_locty != locty) {
> break;
> }
>
> if (s->be_tpm_version == TPM_VERSION_2_0) {
> /* some flags that are only supported for TPM 2 */
> if (val & TPM_TIS_STS_COMMAND_CANCEL) {
> - if (tis->loc[locty].state == TPM_TIS_STATE_EXECUTION) {
> + if (s->loc[locty].state == TPM_TIS_STATE_EXECUTION) {
> /*
> * request the backend to cancel. Some backends may not
> * support it
> @@ -867,16 +848,16 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> TPM_TIS_STS_RESPONSE_RETRY);
>
> if (val == TPM_TIS_STS_COMMAND_READY) {
> - switch (tis->loc[locty].state) {
> + switch (s->loc[locty].state) {
>
> case TPM_TIS_STATE_READY:
> - tis->loc[locty].w_offset = 0;
> - tis->loc[locty].r_offset = 0;
> + s->loc[locty].w_offset = 0;
> + s->loc[locty].r_offset = 0;
> break;
>
> case TPM_TIS_STATE_IDLE:
> - tpm_tis_sts_set(&tis->loc[locty], TPM_TIS_STS_COMMAND_READY);
> - tis->loc[locty].state = TPM_TIS_STATE_READY;
> + tpm_tis_sts_set(&s->loc[locty], TPM_TIS_STS_COMMAND_READY);
> + s->loc[locty].state = TPM_TIS_STATE_READY;
> tpm_tis_raise_irq(s, locty, TPM_TIS_INT_COMMAND_READY);
> break;
>
> @@ -889,23 +870,23 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> break;
>
> case TPM_TIS_STATE_COMPLETION:
> - tis->loc[locty].w_offset = 0;
> - tis->loc[locty].r_offset = 0;
> + s->loc[locty].w_offset = 0;
> + s->loc[locty].r_offset = 0;
> /* shortcut to ready state with C/R set */
> - tis->loc[locty].state = TPM_TIS_STATE_READY;
> - if (!(tis->loc[locty].sts & TPM_TIS_STS_COMMAND_READY)) {
> - tpm_tis_sts_set(&tis->loc[locty],
> + s->loc[locty].state = TPM_TIS_STATE_READY;
> + if (!(s->loc[locty].sts & TPM_TIS_STS_COMMAND_READY)) {
> + tpm_tis_sts_set(&s->loc[locty],
> TPM_TIS_STS_COMMAND_READY);
> tpm_tis_raise_irq(s, locty, TPM_TIS_INT_COMMAND_READY);
> }
> - tis->loc[locty].sts &= ~(TPM_TIS_STS_DATA_AVAILABLE);
> + s->loc[locty].sts &= ~(TPM_TIS_STS_DATA_AVAILABLE);
> break;
>
> }
> } else if (val == TPM_TIS_STS_TPM_GO) {
> - switch (tis->loc[locty].state) {
> + switch (s->loc[locty].state) {
> case TPM_TIS_STATE_RECEPTION:
> - if ((tis->loc[locty].sts & TPM_TIS_STS_EXPECT) == 0) {
> + if ((s->loc[locty].sts & TPM_TIS_STS_EXPECT) == 0) {
> tpm_tis_tpm_send(s, locty);
> }
> break;
> @@ -914,10 +895,10 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> break;
> }
> } else if (val == TPM_TIS_STS_RESPONSE_RETRY) {
> - switch (tis->loc[locty].state) {
> + switch (s->loc[locty].state) {
> case TPM_TIS_STATE_COMPLETION:
> - tis->loc[locty].r_offset = 0;
> - tpm_tis_sts_set(&tis->loc[locty],
> + s->loc[locty].r_offset = 0;
> + tpm_tis_sts_set(&s->loc[locty],
> TPM_TIS_STS_VALID|
> TPM_TIS_STS_DATA_AVAILABLE);
> break;
> @@ -930,20 +911,20 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> case TPM_TIS_REG_DATA_FIFO:
> case TPM_TIS_REG_DATA_XFIFO ... TPM_TIS_REG_DATA_XFIFO_END:
> /* data fifo */
> - if (tis->active_locty != locty) {
> + if (s->active_locty != locty) {
> break;
> }
>
> - if (tis->loc[locty].state == TPM_TIS_STATE_IDLE ||
> - tis->loc[locty].state == TPM_TIS_STATE_EXECUTION ||
> - tis->loc[locty].state == TPM_TIS_STATE_COMPLETION) {
> + if (s->loc[locty].state == TPM_TIS_STATE_IDLE ||
> + s->loc[locty].state == TPM_TIS_STATE_EXECUTION ||
> + s->loc[locty].state == TPM_TIS_STATE_COMPLETION) {
> /* drop the byte */
> } else {
> DPRINTF("tpm_tis: Data to send to TPM: %08x (size=%d)\n",
> (int)val, size);
> - if (tis->loc[locty].state == TPM_TIS_STATE_READY) {
> - tis->loc[locty].state = TPM_TIS_STATE_RECEPTION;
> - tpm_tis_sts_set(&tis->loc[locty],
> + if (s->loc[locty].state == TPM_TIS_STATE_READY) {
> + s->loc[locty].state = TPM_TIS_STATE_RECEPTION;
> + tpm_tis_sts_set(&s->loc[locty],
> TPM_TIS_STS_EXPECT | TPM_TIS_STS_VALID);
> }
>
> @@ -953,30 +934,30 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> size = 4 - (addr & 0x3);
> }
>
> - while ((tis->loc[locty].sts & TPM_TIS_STS_EXPECT) && size > 0) {
> - if (tis->loc[locty].w_offset < tis->loc[locty].w_buffer.size) {
> - tis->loc[locty].w_buffer.
> - buffer[tis->loc[locty].w_offset++] = (uint8_t)val;
> + while ((s->loc[locty].sts & TPM_TIS_STS_EXPECT) && size > 0) {
> + if (s->loc[locty].w_offset < s->loc[locty].w_buffer.size) {
> + s->loc[locty].w_buffer.
> + buffer[s->loc[locty].w_offset++] = (uint8_t)val;
> val >>= 8;
> size--;
> } else {
> - tpm_tis_sts_set(&tis->loc[locty], TPM_TIS_STS_VALID);
> + tpm_tis_sts_set(&s->loc[locty], TPM_TIS_STS_VALID);
> }
> }
>
> /* check for complete packet */
> - if (tis->loc[locty].w_offset > 5 &&
> - (tis->loc[locty].sts & TPM_TIS_STS_EXPECT)) {
> + if (s->loc[locty].w_offset > 5 &&
> + (s->loc[locty].sts & TPM_TIS_STS_EXPECT)) {
> /* we have a packet length - see if we have all of it */
> - bool need_irq = !(tis->loc[locty].sts & TPM_TIS_STS_VALID);
> + bool need_irq = !(s->loc[locty].sts & TPM_TIS_STS_VALID);
>
> - len = tpm_tis_get_size_from_buffer(&tis->loc[locty].w_buffer);
> - if (len > tis->loc[locty].w_offset) {
> - tpm_tis_sts_set(&tis->loc[locty],
> + len = tpm_tis_get_size_from_buffer(&s->loc[locty].w_buffer);
> + if (len > s->loc[locty].w_offset) {
> + tpm_tis_sts_set(&s->loc[locty],
> TPM_TIS_STS_EXPECT | TPM_TIS_STS_VALID);
> } else {
> /* packet complete */
> - tpm_tis_sts_set(&tis->loc[locty], TPM_TIS_STS_VALID);
> + tpm_tis_sts_set(&s->loc[locty], TPM_TIS_STS_VALID);
> }
> if (need_irq) {
> tpm_tis_raise_irq(s, locty, TPM_TIS_INT_STS_VALID);
> @@ -987,7 +968,7 @@ static void tpm_tis_mmio_write(void *opaque, hwaddr addr,
> case TPM_TIS_REG_INTERFACE_ID:
> if (val & TPM_TIS_IFACE_ID_INT_SEL_LOCK) {
> for (l = 0; l < TPM_TIS_NUM_LOCALITIES; l++) {
> - tis->loc[l].iface_id |= TPM_TIS_IFACE_ID_INT_SEL_LOCK;
> + s->loc[l].iface_id |= TPM_TIS_IFACE_ID_INT_SEL_LOCK;
> }
> }
> break;
> @@ -1036,39 +1017,38 @@ TPMVersion tpm_tis_get_tpm_version(Object *obj)
> static void tpm_tis_reset(DeviceState *dev)
> {
> TPMState *s = TPM(dev);
> - TPMTISEmuState *tis = &s->s.tis;
> int c;
>
> s->be_tpm_version = tpm_backend_get_tpm_version(s->be_driver);
>
> tpm_backend_reset(s->be_driver);
>
> - tis->active_locty = TPM_TIS_NO_LOCALITY;
> - tis->next_locty = TPM_TIS_NO_LOCALITY;
> - tis->aborting_locty = TPM_TIS_NO_LOCALITY;
> + s->active_locty = TPM_TIS_NO_LOCALITY;
> + s->next_locty = TPM_TIS_NO_LOCALITY;
> + s->aborting_locty = TPM_TIS_NO_LOCALITY;
>
> for (c = 0; c < TPM_TIS_NUM_LOCALITIES; c++) {
> - tis->loc[c].access = TPM_TIS_ACCESS_TPM_REG_VALID_STS;
> + s->loc[c].access = TPM_TIS_ACCESS_TPM_REG_VALID_STS;
> switch (s->be_tpm_version) {
> case TPM_VERSION_UNSPEC:
> break;
> case TPM_VERSION_1_2:
> - tis->loc[c].sts = TPM_TIS_STS_TPM_FAMILY1_2;
> - tis->loc[c].iface_id = TPM_TIS_IFACE_ID_SUPPORTED_FLAGS1_3;
> + s->loc[c].sts = TPM_TIS_STS_TPM_FAMILY1_2;
> + s->loc[c].iface_id = TPM_TIS_IFACE_ID_SUPPORTED_FLAGS1_3;
> break;
> case TPM_VERSION_2_0:
> - tis->loc[c].sts = TPM_TIS_STS_TPM_FAMILY2_0;
> - tis->loc[c].iface_id = TPM_TIS_IFACE_ID_SUPPORTED_FLAGS2_0;
> + s->loc[c].sts = TPM_TIS_STS_TPM_FAMILY2_0;
> + s->loc[c].iface_id = TPM_TIS_IFACE_ID_SUPPORTED_FLAGS2_0;
> break;
> }
> - tis->loc[c].inte = TPM_TIS_INT_POLARITY_LOW_LEVEL;
> - tis->loc[c].ints = 0;
> - tis->loc[c].state = TPM_TIS_STATE_IDLE;
> -
> - tis->loc[c].w_offset = 0;
> - tpm_tis_realloc_buffer(&tis->loc[c].w_buffer);
> - tis->loc[c].r_offset = 0;
> - tpm_tis_realloc_buffer(&tis->loc[c].r_buffer);
> + s->loc[c].inte = TPM_TIS_INT_POLARITY_LOW_LEVEL;
> + s->loc[c].ints = 0;
> + s->loc[c].state = TPM_TIS_STATE_IDLE;
> +
> + s->loc[c].w_offset = 0;
> + tpm_tis_realloc_buffer(&s->loc[c].w_buffer);
> + s->loc[c].r_offset = 0;
> + tpm_tis_realloc_buffer(&s->loc[c].r_buffer);
> }
>
> tpm_tis_do_startup_tpm(s);
> @@ -1080,8 +1060,7 @@ static const VMStateDescription vmstate_tpm_tis = {
> };
>
> static Property tpm_tis_properties[] = {
> - DEFINE_PROP_UINT32("irq", TPMState,
> - s.tis.irq_num, TPM_TIS_IRQ),
> + DEFINE_PROP_UINT32("irq", TPMState, irq_num, TPM_TIS_IRQ),
> DEFINE_PROP_STRING("tpmdev", TPMState, backend),
> DEFINE_PROP_END_OF_LIST(),
> };
> @@ -1089,7 +1068,6 @@ static Property tpm_tis_properties[] = {
> static void tpm_tis_realizefn(DeviceState *dev, Error **errp)
> {
> TPMState *s = TPM(dev);
> - TPMTISEmuState *tis = &s->s.tis;
>
> s->be_driver = qemu_find_tpm(s->backend);
> if (!s->be_driver) {
> @@ -1106,15 +1084,15 @@ static void tpm_tis_realizefn(DeviceState *dev, Error **errp)
> return;
> }
>
> - if (tis->irq_num > 15) {
> + if (s->irq_num > 15) {
> error_setg(errp, "tpm_tis: IRQ %d for TPM TIS is outside valid range "
> - "of 0 to 15", tis->irq_num);
> + "of 0 to 15", s->irq_num);
> return;
> }
>
> - tis->bh = qemu_bh_new(tpm_tis_receive_bh, s);
> + s->bh = qemu_bh_new(tpm_tis_receive_bh, s);
>
> - isa_init_irq(&s->busdev, &tis->irq, tis->irq_num);
> + isa_init_irq(&s->busdev, &s->irq, s->irq_num);
>
> memory_region_add_subregion(isa_address_space(ISA_DEVICE(dev)),
> TPM_TIS_ADDR_BASE, &s->mmio);
next prev parent reply other threads:[~2017-10-10 18:08 UTC|newest]
Thread overview: 116+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-09 22:55 [Qemu-devel] [PATCH 00/42] TPM: code cleanup & CRB device Marc-André Lureau
2017-10-09 22:55 ` [Qemu-devel] [PATCH 01/42] tpm-tis: remove unused hw_access argument Marc-André Lureau
2017-10-10 2:34 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 02/42] tpm-tis: remove RAISE_STS_IRQ Marc-André Lureau
2017-10-10 2:36 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 03/42] tpm: make tpm_get_backend_driver() static Marc-André Lureau
2017-10-10 2:36 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 04/42] tpm: lookup tpm backend class in tpm_driver_find_by_type() Marc-André Lureau
2017-10-10 2:38 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 05/42] tpm: replace tpm_get_backend_driver() to drop be_drivers Marc-André Lureau
2017-10-10 2:40 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 06/42] tpm: remove tpm_register_driver() Marc-André Lureau
2017-10-10 2:41 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 07/42] tpm: move TPMSizedBuffer to tpm_tis.h Marc-André Lureau
2017-10-10 2:41 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 08/42] tpm: remove TPMDriverOps Marc-André Lureau
2017-10-10 7:12 ` Valluri, Amarnath
2017-10-10 7:29 ` Valluri, Amarnath
2017-10-19 14:43 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 09/42] tpm: remove init() class method Marc-André Lureau
2017-10-10 15:30 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 10/42] tpm: remove configure_tpm() hop Marc-André Lureau
2017-10-10 15:31 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 11/42] tpm: remove unused TPMBackendCmd Marc-André Lureau
2017-10-19 14:39 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 12/42] tpm: remove needless cast Marc-André Lureau
2017-10-10 15:31 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 13/42] tpm: remove locty argument from receive_cb Marc-André Lureau
2017-10-10 15:32 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 14/42] tpm: add TPMBackendCmd to hold the request state Marc-André Lureau
2017-10-10 15:38 ` Stefan Berger
2017-10-10 16:16 ` Marc-André Lureau
2017-10-11 1:27 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 15/42] tpm-emulator: fix error handling Marc-André Lureau
2017-10-10 15:39 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 16/42] tpm: remove locty_data from TPMState Marc-André Lureau
2017-10-10 15:42 ` Stefan Berger
2017-10-09 22:55 ` [Qemu-devel] [PATCH 17/42] tpm-tis: move TPMState to TIS header Marc-André Lureau
2017-10-10 15:45 ` Stefan Berger
2017-10-10 16:01 ` Marc-André Lureau
2017-10-09 22:55 ` [Qemu-devel] [PATCH 18/42] tpm-tis: remove tpm_tis.h header Marc-André Lureau
2017-10-10 18:03 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 19/42] tpm-tis: fold TPMTISEmuState in TPMState Marc-André Lureau
2017-10-10 18:07 ` Stefan Berger [this message]
2017-10-09 22:56 ` [Qemu-devel] [PATCH 20/42] tpm: add a QOM TPM interface Marc-André Lureau
2017-10-10 18:09 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 21/42] tpm: move recv_data_callback to " Marc-André Lureau
2017-10-10 20:17 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 22/42] tpm-backend: store TPMIf interface, improve backend_init() Marc-André Lureau
2017-10-10 8:18 ` Valluri, Amarnath
2017-10-10 11:02 ` Marc-André Lureau
2017-10-09 22:56 ` [Qemu-devel] [PATCH 23/42] tpm-tis: no longer expose TPMState Marc-André Lureau
2017-10-10 20:17 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 24/42] tpm-be: call request_completed() out of thread Marc-André Lureau
2017-10-19 14:35 ` Stefan Berger
2017-10-19 22:02 ` Stefan Berger
2017-10-19 23:21 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 25/42] tpm-be: report error instead of front-end Marc-André Lureau
2017-10-10 20:20 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 26/42] tpm-be: ask model to the TPM interface Marc-André Lureau
2017-10-10 20:22 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 27/42] tpm: remove unused opened code Marc-André Lureau
2017-10-10 20:50 ` Stefan Berger
2017-10-10 22:27 ` Marc-André Lureau
2017-10-11 1:30 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 28/42] tpm-passthrough: don't save guessed cancel_path in options Marc-André Lureau
2017-10-10 20:26 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 29/42] tpm-be: update optional function pointers Marc-André Lureau
2017-10-10 20:28 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 30/42] tpm-passthrough: pass TPMPassthruState to handle_device_opts Marc-André Lureau
2017-10-10 20:29 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 31/42] tpm-backend: move set 'id' to common code Marc-André Lureau
2017-10-10 8:15 ` Valluri, Amarnath
2017-10-10 10:47 ` Marc-André Lureau
2017-10-10 11:39 ` Valluri, Amarnath
2017-10-10 20:31 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 32/42] tpm-passthrough: make it safer to destroy after creation Marc-André Lureau
2017-10-10 18:13 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 33/42] tpm-passthrough: remove error cleanup from handle_device_opts Marc-André Lureau
2017-10-10 20:34 ` Stefan Berger
2017-10-10 22:19 ` Marc-André Lureau
2017-10-11 1:28 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 34/42] tpm-passthrough: workaround a possible race Marc-André Lureau
2017-10-10 20:37 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 35/42] tpm-tis: simplify header inclusion Marc-André Lureau
2017-10-10 20:38 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 36/42] tpm: rename qemu_find_tpm() -> qemu_find_tpm_be() Marc-André Lureau
2017-10-10 20:38 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 37/42] tpm: lookup the the TPM interface instead of TIS device Marc-André Lureau
2017-10-10 20:21 ` Eduardo Habkost
2017-10-10 20:47 ` Stefan Berger
2017-10-10 22:31 ` Marc-André Lureau
2017-10-10 20:42 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 38/42] tpm: add TPM interface to lookup TPM version Marc-André Lureau
2017-10-10 20:43 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 39/42] tpm: add tpm_cmd_get_size() to tpm_util Marc-André Lureau
2017-10-10 18:23 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 40/42] acpi: change TPM TIS data conditions Marc-André Lureau
2017-10-10 18:22 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 41/42] tpm-emulator: add a FIXME comment about blocking cancel Marc-André Lureau
2017-10-10 18:21 ` Stefan Berger
2017-10-09 22:56 ` [Qemu-devel] [PATCH 42/42] WIP: add TPM CRB device Marc-André Lureau
2017-10-10 18:28 ` Stefan Berger
2017-10-10 20:19 ` Eduardo Habkost
2017-10-20 15:31 ` Stefan Berger
2017-11-06 17:49 ` Stefan Berger
2017-10-09 23:32 ` [Qemu-devel] [PATCH 00/42] TPM: code cleanup & " no-reply
2017-10-10 2:34 ` Stefan Berger
2017-10-10 12:14 ` Marc-André Lureau
2017-10-10 18:20 ` Stefan Berger
2017-10-19 14:26 ` Stefan Berger
2017-10-19 14:33 ` Marc-André Lureau
2017-10-19 14:44 ` Stefan Berger
2017-10-19 16:50 ` Stefan Berger
2017-10-19 17:00 ` Marc-André Lureau
2017-10-19 23:55 ` Stefan Berger
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5ea4a9fb-94bd-7840-48a6-1830574b7081@linux.vnet.ibm.com \
--to=stefanb@linux.vnet.ibm.com \
--cc=amarnath.valluri@intel.com \
--cc=marcandre.lureau@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).