From: Bibo Mao <maobibo@loongson.cn>
To: Song Gao <gaosong@loongson.cn>
Cc: qemu-devel@nongnu.org, philmd@linaro.org, jiaxun.yang@flygoat.com
Subject: Re: [PATCH v7 02/11] hw/loongarch: add virt feature avecintc and cpu feature msgint support
Date: Thu, 11 Sep 2025 09:32:58 +0800 [thread overview]
Message-ID: <604e9ede-e83c-f433-c96f-e1e341b39171@loongson.cn> (raw)
In-Reply-To: <20250910091150.2424979-3-gaosong@loongson.cn>
On 2025/9/10 下午5:11, Song Gao wrote:
> Avecintc feature is added in LoongArchVirtMachinState, and it is used
> to check whether virt machine supports the advanced interrupt controller
> and by default set avecintc with ON_OFF_AUTO_ON.
> LoongArchVirtMachineState adds misc_feature and misc_status for misc
> features and status. and set the default avec feature bit.
> Msegint feature is added in LoongArchCPU, and it is used to check
> whether th cpu supports the Message-Interrupts and by default set
> mesgint with ON_OFF_AUTO_AUTO.
>
> Signed-off-by: Song Gao <gaosong@loongson.cn>
> Reviewed-by: Bibo Mao <maobibo@loongson.cn>
> ---
> hw/loongarch/virt.c | 32 +++++++++++++++++++++++++++
> include/hw/loongarch/virt.h | 14 ++++++++++++
> target/loongarch/cpu.c | 29 ++++++++++++++++++++++++
> target/loongarch/cpu.h | 1 +
> target/loongarch/loongarch-qmp-cmds.c | 2 +-
> 5 files changed, 77 insertions(+), 1 deletion(-)
>
> diff --git a/hw/loongarch/virt.c b/hw/loongarch/virt.c
> index 31215b7785..37c38ae63f 100644
> --- a/hw/loongarch/virt.c
> +++ b/hw/loongarch/virt.c
> @@ -48,6 +48,27 @@
> #include "qemu/error-report.h"
> #include "kvm/kvm_loongarch.h"
>
> +static void virt_get_avecintc(Object *obj, Visitor *v, const char *name,
> + void *opaque, Error **errp)
> +{
> + LoongArchVirtMachineState *lvms = LOONGARCH_VIRT_MACHINE(obj);
> + OnOffAuto avecintc = lvms->avecintc;
> +
> + visit_type_OnOffAuto(v, name, &avecintc, errp);
> +
> +}
> +static void virt_set_avecintc(Object *obj, Visitor *v, const char *name,
> + void *opaque, Error **errp)
> +{
> + LoongArchVirtMachineState *lvms = LOONGARCH_VIRT_MACHINE(obj);
> +
> + visit_type_OnOffAuto(v, name, &lvms->avecintc, errp);
> + if (lvms->avecintc == ON_OFF_AUTO_OFF) {
> + lvms->misc_feature &= ~BIT(IOCSRF_AVEC);
> + lvms->misc_status &= ~BIT(IOCSRM_AVEC_EN);
> + }
> +}
> +
> static void virt_get_veiointc(Object *obj, Visitor *v, const char *name,
> void *opaque, Error **errp)
> {
> @@ -692,6 +713,7 @@ static void virt_init(MachineState *machine)
> hwaddr base, size, ram_size = machine->ram_size;
> MachineClass *mc = MACHINE_GET_CLASS(machine);
> Object *cpuobj;
> + LoongArchCPU *cpu;
>
> if (!cpu_model) {
> cpu_model = LOONGARCH_CPU_TYPE_NAME("la464");
> @@ -717,6 +739,10 @@ static void virt_init(MachineState *machine)
> }
> qdev_realize_and_unref(DEVICE(cpuobj), NULL, &error_fatal);
> }
> + cpu = LOONGARCH_CPU(cpuobj);
> + if (cpu->msgint != ON_OFF_AUTO_OFF) {
it works only if lvms->avecintc == ON_OFF_AUTO_AUTO, there should be
error report if lvms->avecintc == ON_OFF_AUTO_ON and cpu->msgint ==
ON_OFF_AUTO_OFF.
> + lvms->misc_feature = BIT(IOCSRF_AVEC);
> + }
> fw_cfg_add_memory(machine);
>
> /* Node0 memory */
> @@ -847,6 +873,8 @@ static void virt_initfn(Object *obj)
> if (tcg_enabled()) {
> lvms->veiointc = ON_OFF_AUTO_OFF;
> }
> +
> + lvms->avecintc = ON_OFF_AUTO_ON;
why is it ON_OFF_AUTO_ON rather than ON_OFF_AUTO_AUTO?
> lvms->acpi = ON_OFF_AUTO_AUTO;
> lvms->oem_id = g_strndup(ACPI_BUILD_APPNAME6, 6);
> lvms->oem_table_id = g_strndup(ACPI_BUILD_APPNAME8, 8);
> @@ -1239,6 +1267,10 @@ static void virt_class_init(ObjectClass *oc, const void *data)
> NULL, NULL);
> object_class_property_set_description(oc, "v-eiointc",
> "Enable Virt Extend I/O Interrupt Controller.");
> + object_class_property_add(oc, "avecintc", "OnOffAuto",
> + virt_get_avecintc, virt_set_avecintc, NULL, NULL);
> + object_class_property_set_description(oc, "avecintc",
> + "Enable Advance Interrupt Controller.");
I do not object to adding feature in board side, however its name should
come from manual. Its name is dmsi rather than avecintc, and this board
feature depends on CPU feature msgint.
With TCG mode, there are four conditions:
msgint=ON avecintc=ON system works
msgint=ON avecintc=OFF ?? like 3A6000
msgint=OFF avecintc=OFF system works
msgint=OFF avecintc=ON system fails
With KVM mode, there are combined condition wit host added, especially
when host mode is "msgint=ON avecintc=OFF"
VM Host
msgint=ON avecintc=ON msgint=ON avecintc=OFF ??
msgint=ON avecintc=OFF msgint=ON avecintc=OFF ??
Regards
Bibo Mao
> machine_class_allow_dynamic_sysbus_dev(mc, TYPE_RAMFB_DEVICE);
> machine_class_allow_dynamic_sysbus_dev(mc, TYPE_UEFI_VARS_SYSBUS);
> #ifdef CONFIG_TPM
> diff --git a/include/hw/loongarch/virt.h b/include/hw/loongarch/virt.h
> index 7120b46714..68b8e92e99 100644
> --- a/include/hw/loongarch/virt.h
> +++ b/include/hw/loongarch/virt.h
> @@ -23,6 +23,7 @@
> #define IOCSRF_DVFSV1 7
> #define IOCSRF_GMOD 9
> #define IOCSRF_VM 11
> +#define IOCSRF_AVEC 15
>
> #define VERSION_REG 0x0
> #define FEATURE_REG 0x8
> @@ -31,6 +32,7 @@
> #define MISC_FUNC_REG 0x420
> #define IOCSRM_EXTIOI_EN 48
> #define IOCSRM_EXTIOI_INT_ENCODE 49
> +#define IOCSRM_AVEC_EN 51
>
> #define LOONGARCH_MAX_CPUS 256
>
> @@ -69,6 +71,7 @@ struct LoongArchVirtMachineState {
> Notifier powerdown_notifier;
> OnOffAuto acpi;
> OnOffAuto veiointc;
> + OnOffAuto avecintc;
> char *oem_id;
> char *oem_table_id;
> DeviceState *acpi_ged;
> @@ -84,6 +87,8 @@ struct LoongArchVirtMachineState {
> DeviceState *extioi;
> struct memmap_entry *memmap_table;
> unsigned int memmap_entries;
> + uint64_t misc_feature;
> + uint64_t misc_status;
> };
>
> #define TYPE_LOONGARCH_VIRT_MACHINE MACHINE_TYPE_NAME("virt")
> @@ -91,6 +96,15 @@ OBJECT_DECLARE_SIMPLE_TYPE(LoongArchVirtMachineState, LOONGARCH_VIRT_MACHINE)
> void virt_acpi_setup(LoongArchVirtMachineState *lvms);
> void virt_fdt_setup(LoongArchVirtMachineState *lvms);
>
> +static inline bool virt_has_avecintc(LoongArchVirtMachineState *lvms)
> +{
> + if (!(lvms->misc_feature & BIT(IOCSRF_AVEC))) {
> + return false;
> + }
> +
> + return true;
> +}
> +
> static inline bool virt_is_veiointc_enabled(LoongArchVirtMachineState *lvms)
> {
> if (lvms->veiointc == ON_OFF_AUTO_OFF) {
> diff --git a/target/loongarch/cpu.c b/target/loongarch/cpu.c
> index 55ee317bf2..0258bea6df 100644
> --- a/target/loongarch/cpu.c
> +++ b/target/loongarch/cpu.c
> @@ -495,6 +495,31 @@ static void loongarch_set_lasx(Object *obj, bool value, Error **errp)
> cpu->env.cpucfg[2] = FIELD_DP32(val, CPUCFG2, LASX, value);
> }
>
> +static bool loongarch_get_msgint(Object *obj, Error **errp)
> +{
> + return LOONGARCH_CPU(obj)->msgint != ON_OFF_AUTO_OFF;
> +}
> +
> +static void loongarch_set_msgint(Object *obj, bool value, Error **errp)
> +{
> + LoongArchCPU *cpu = LOONGARCH_CPU(obj);
> + uint32_t val;
> +
> + cpu->msgint = value ? ON_OFF_AUTO_ON : ON_OFF_AUTO_OFF;
> +
> + if (kvm_enabled()) {
> + /* kvm feature detection in function kvm_arch_init_vcpu */
> + return;
> + }
> +
> + val = cpu->env.cpucfg[1];
> + if (cpu->msgint == ON_OFF_AUTO_ON) {
Why it is special for ON_OFF_AUTO_ON? what about with ON_OFF_AUTO_OFF?
Can user disable this feature?
> + if (FIELD_EX32(val, CPUCFG1, MSG_INT) == 0) {
checking with FIELD_EX32(val, CPUCFG1, MSG_INT) == 0 seems unneeded ??
> + cpu->env.cpucfg[1]= FIELD_DP32(val, CPUCFG1, MSG_INT, value);
> + }
> + }
> +}
> +
> static void loongarch_cpu_post_init(Object *obj)
> {
> LoongArchCPU *cpu = LOONGARCH_CPU(obj);
> @@ -503,10 +528,14 @@ static void loongarch_cpu_post_init(Object *obj)
> cpu->pmu = ON_OFF_AUTO_OFF;
> cpu->lsx = ON_OFF_AUTO_AUTO;
> cpu->lasx = ON_OFF_AUTO_AUTO;
> + cpu->msgint = ON_OFF_AUTO_AUTO;
> +
> object_property_add_bool(obj, "lsx", loongarch_get_lsx,
> loongarch_set_lsx);
> object_property_add_bool(obj, "lasx", loongarch_get_lasx,
> loongarch_set_lasx);
> + object_property_add_bool(obj, "msgint", loongarch_get_msgint,
> + loongarch_set_msgint);
> /* lbt is enabled only in kvm mode, not supported in tcg mode */
> if (kvm_enabled()) {
> kvm_loongarch_cpu_post_init(cpu);
> diff --git a/target/loongarch/cpu.h b/target/loongarch/cpu.h
> index fd3d94b55a..1e8a9dbef8 100644
> --- a/target/loongarch/cpu.h
> +++ b/target/loongarch/cpu.h
> @@ -396,6 +396,7 @@ struct ArchCPU {
> OnOffAuto pmu;
> OnOffAuto lsx;
> OnOffAuto lasx;
> + OnOffAuto msgint;
> OnOffAuto kvm_pv_ipi;
> OnOffAuto kvm_steal_time;
> int32_t socket_id; /* socket-id of this CPU */
> diff --git a/target/loongarch/loongarch-qmp-cmds.c b/target/loongarch/loongarch-qmp-cmds.c
> index 1d8cd32f5f..152cd4a551 100644
> --- a/target/loongarch/loongarch-qmp-cmds.c
> +++ b/target/loongarch/loongarch-qmp-cmds.c
> @@ -41,7 +41,7 @@ CpuDefinitionInfoList *qmp_query_cpu_definitions(Error **errp)
> }
>
> static const char *cpu_model_advertised_features[] = {
> - "lsx", "lasx", "lbt", "pmu", "kvm-pv-ipi", "kvm-steal-time", NULL
> + "lsx", "lasx", "lbt", "pmu", "msgint", "kvm-pv-ipi", "kvm-steal-time", NULL
> };
>
> CpuModelExpansionInfo *qmp_query_cpu_model_expansion(CpuModelExpansionType type,
>
next prev parent reply other threads:[~2025-09-11 1:36 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-10 9:11 [PATCH v7 00/11] hw/loongarch: add the advanced extended interrupt controllers (AVECINTC) support Song Gao
2025-09-10 9:11 ` [PATCH v7 01/11] target/loongarch: move some machine define to virt.h Song Gao
2025-09-10 9:11 ` [PATCH v7 02/11] hw/loongarch: add virt feature avecintc and cpu feature msgint support Song Gao
2025-09-11 1:32 ` Bibo Mao [this message]
2025-09-11 13:08 ` gaosong
2025-09-10 9:11 ` [PATCH v7 03/11] hw/loongarch: add misc register supoort avecintc Song Gao
2025-09-11 1:14 ` Bibo Mao
2025-09-10 9:11 ` [PATCH v7 04/11] loongarch: add a advance interrupt controller device Song Gao
2025-09-10 9:11 ` [PATCH v7 05/11] target/loongarch: add msg interrupt CSR registers Song Gao
2025-09-11 1:13 ` Bibo Mao
2025-09-10 9:11 ` [PATCH v7 06/11] hw/loongarch: AVEC controller add a MemoryRegion Song Gao
2025-09-10 9:11 ` [PATCH v7 07/11] hw/loongarch: Implement avec controller imput and output pins Song Gao
2025-09-10 9:11 ` [PATCH v7 08/11] hw/loongarch: Implement avec set irq Song Gao
2025-09-11 1:12 ` Bibo Mao
2025-09-10 9:11 ` [PATCH v7 09/11] target/loongarch: Add CSR_ESTAT.bit15 and CSR_ECFG.bit15 for msg interrupts Song Gao
2025-09-10 9:11 ` [PATCH v7 10/11] target/loongarch:Implement csrrd CSR_MSGIR register Song Gao
2025-09-11 1:11 ` Bibo Mao
2025-09-10 9:11 ` [PATCH v7 11/11] hw/loongarch: Implement AVEC plug/unplug interfaces Song Gao
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=604e9ede-e83c-f433-c96f-e1e341b39171@loongson.cn \
--to=maobibo@loongson.cn \
--cc=gaosong@loongson.cn \
--cc=jiaxun.yang@flygoat.com \
--cc=philmd@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).