From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: BALATON Zoltan <balaton@eik.bme.hu>
Cc: "Thomas Huth" <thuth@redhat.com>,
qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
qemu-ppc@nongnu.org,
"Edgar E. Iglesias" <edgar.iglesias@gmail.com>,
"Alistair Francis" <alistair@alistair23.me>,
"Richard Henderson" <richard.henderson@linaro.org>,
"Markus Armbruster" <armbru@redhat.com>,
qemu-arm@nongnu.org, "Daniel P. Berrangé" <berrange@redhat.com>
Subject: Re: [PATCH v6 01/11] hw/qdev-properties-system: Introduce EndianMode QAPI enum
Date: Wed, 12 Feb 2025 19:17:35 +0100 [thread overview]
Message-ID: <672045c1-9b09-4b7b-9bed-fa990129ce2c@linaro.org> (raw)
In-Reply-To: <e1436061-a840-0942-2c2c-4f49bfb932b8@eik.bme.hu>
On 12/2/25 17:23, BALATON Zoltan wrote:
> On Wed, 12 Feb 2025, Philippe Mathieu-Daudé wrote:
>> On 12/2/25 14:53, Philippe Mathieu-Daudé wrote:
>>> On 12/2/25 13:56, BALATON Zoltan wrote:
>>>> On Wed, 12 Feb 2025, Philippe Mathieu-Daudé wrote:
>>>>> On 12/2/25 12:37, Thomas Huth wrote:
>>>>>> On 12/02/2025 12.24, Philippe Mathieu-Daudé wrote:
>>>>>>> Introduce the EndianMode type and the DEFINE_PROP_ENDIAN() macros.
>>>>>>> Endianness can be BIG, LITTLE or unspecified (default).
>>>>>>>
>>>>>>> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
>>>>>>> ---
>>>>>>> qapi/common.json | 16 ++++++++++++++++
>>>>>>> include/hw/qdev-properties-system.h | 7 +++++++
>>>>>>> hw/core/qdev-properties-system.c | 11 +++++++++++
>>>>>>> 3 files changed, 34 insertions(+)
>>>>>>> +{ 'enum': 'EndianMode',
>>>>>>> + 'data': [ 'little', 'big', 'unspecified' ] }
>>>>>>
>>>>>> Should 'unspecified' come first? ... so that it gets the value 0,
>>>>>> i.e. when someone forgets to properly initialize a related
>>>>>> variable, the chances are higher that it ends up as "unspecified"
>>>>>> than as "little" ?
>>>>>
>>>>> Hmm but then in this series the dual-endianness regions are defined
>>>>> as:
>>>>>
>>>>> +static const MemoryRegionOps pic_ops[2] = {
>>>>> + [0 ... 1] = {
>>>>
>>>> This is already confusing as you'd have to know that 0 and 1 here
>>>> means ENDIAN_MODE_LITTLE and ENDIAN_MODE_BIG (using those constants
>>>> here as well might be clearer). It's easy to miss what this does so
>>
>> At this point 0 / 1 only mean "from the index #0 included to the index
>> #1 included", 0 being the first one and 1 the last one.
>>
>>>> maybe repeating the definitions for each case would be longer but
>>>> less confusing and then it does not matter what the values are.
>>
>> This is what I tried to do with:
>>
>> + [ENDIAN_MODE_BIG].endianness = DEVICE_BIG_ENDIAN,
>> + [ENDIAN_MODE_LITTLE].endianness = DEVICE_LITTLE_ENDIAN,
>> };
>>
>> but in v7 we are back of picking an arbitrary value.
>>
>>>> Or what uses the ops.endianness now should look at the property
>>>> introduced by this patch to avoid having to propagate it like below
>>>> and drop the ops.endianness? Or it should move to the memory region
>>>> and set when the ops are assigned?
>>>
>>> I'm not understanding well what you ask, but maybe the answer is in
>>> v7 :)
>
> I'm not sure I understand it well either. I think what I was asking
> about is the same as what Thomas asked if this could be avoided to make
> it necessary to allocate two separate ops for this. Looks like from now
> on this ops struct should really loose the endianness value and this
> should be assigned when the ops is added to the io region because that's
> where it decides which endianness is it based on the property added in
> this series. But I don't know if that could be done or would need deeper
> changes as what later uses this ops struct might not have access to the
> property and if we have a single ops struct it may need to be copied to
> set different endianness intstead of just referencing it. So I'm not
> sure there's a better way but I think this change makes an already
> cryptic boiler plate even more confusing for people less knowledgeable
> about QEMU and C programming so it makes even harder to write devices.
> But as long as it's just a few devices that need to work with different
> endianness then it might be OK. But wasn't that what NATIVE_ENDIAN was
> meant for? What can't that be kept then?
Moving toward a single binary able to run heterogeneous machines, we
can't rely on a particular target endianness, so we need to remove
DEVICE_NATIVE_ENDIAN. The endianness is a property a device / machine,
not of the binary.
next prev parent reply other threads:[~2025-02-12 18:18 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-12 11:24 [PATCH v6 00/11] hw/microblaze: Allow running cross-endian vCPUs Philippe Mathieu-Daudé
2025-02-12 11:24 ` [PATCH v6 01/11] hw/qdev-properties-system: Introduce EndianMode QAPI enum Philippe Mathieu-Daudé
2025-02-12 11:37 ` Thomas Huth
2025-02-12 11:43 ` Philippe Mathieu-Daudé
2025-02-12 12:02 ` Philippe Mathieu-Daudé
2025-02-12 12:11 ` Daniel P. Berrangé
2025-02-12 12:56 ` BALATON Zoltan
2025-02-12 13:53 ` Philippe Mathieu-Daudé
2025-02-12 14:03 ` Philippe Mathieu-Daudé
2025-02-12 16:23 ` BALATON Zoltan
2025-02-12 18:17 ` Philippe Mathieu-Daudé [this message]
2025-02-12 22:34 ` BALATON Zoltan
2025-02-13 7:07 ` Thomas Huth
2025-02-13 13:59 ` BALATON Zoltan
2025-02-13 14:24 ` Philippe Mathieu-Daudé
2025-02-13 14:33 ` Thomas Huth
2025-02-13 14:56 ` BALATON Zoltan
2025-02-12 11:24 ` [PATCH v6 02/11] hw/intc/xilinx_intc: Make device endianness configurable Philippe Mathieu-Daudé
2025-02-12 11:42 ` Thomas Huth
2025-02-12 11:44 ` Philippe Mathieu-Daudé
2025-02-12 11:24 ` [PATCH v6 03/11] hw/net/xilinx_ethlite: " Philippe Mathieu-Daudé
2025-02-12 11:24 ` [PATCH v6 04/11] hw/timer/xilinx_timer: " Philippe Mathieu-Daudé
2025-02-12 11:24 ` [PATCH v6 05/11] hw/char/xilinx_uartlite: " Philippe Mathieu-Daudé
2025-02-12 11:24 ` [PATCH v6 06/11] hw/ssi/xilinx_spi: " Philippe Mathieu-Daudé
2025-02-12 11:24 ` [PATCH v6 07/11] tests/functional: Avoid using www.qemu-advent-calendar.org URL Philippe Mathieu-Daudé
2025-02-12 11:49 ` Thomas Huth
2025-02-12 11:53 ` Philippe Mathieu-Daudé
2025-02-12 11:24 ` [PATCH v6 08/11] tests/functional: Explicit endianness of microblaze assets Philippe Mathieu-Daudé
2025-02-12 11:24 ` [PATCH v6 09/11] tests/functional: Allow microblaze tests to take a machine name argument Philippe Mathieu-Daudé
2025-02-12 11:24 ` [PATCH v6 10/11] tests/functional: Remove sleep() kludges from microblaze tests Philippe Mathieu-Daudé
2025-02-12 11:24 ` [PATCH v6 11/11] tests/functional: Have microblaze tests inherit common parent class Philippe Mathieu-Daudé
2025-02-12 11:46 ` Thomas Huth
2025-02-12 11:55 ` Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=672045c1-9b09-4b7b-9bed-fa990129ce2c@linaro.org \
--to=philmd@linaro.org \
--cc=alistair@alistair23.me \
--cc=armbru@redhat.com \
--cc=balaton@eik.bme.hu \
--cc=berrange@redhat.com \
--cc=edgar.iglesias@gmail.com \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).