From: Richard Henderson <rth@twiddle.net>
To: David Hildenbrand <david@redhat.com>, qemu-devel@nongnu.org
Cc: agraf@suse.de, Aurelien Jarno <aurelien@aurel32.net>, thuth@redhat.com
Subject: Re: [Qemu-devel] [PATCH v2 2/2] s390x/cpumodel: wire up cpu type + id for TCG
Date: Fri, 9 Jun 2017 15:01:50 -0700 [thread overview]
Message-ID: <68dff3f0-df71-df52-8370-8e5f6c7f8a52@twiddle.net> (raw)
In-Reply-To: <20170609133426.11447-3-david@redhat.com>
On 06/09/2017 06:34 AM, David Hildenbrand wrote:
> Let's properly expose the CPU type (machine-type number) via "STORE CPU
> ID" and "STORE SUBSYSTEM INFORMATION".
>
> As TCG emulates basic mode, the CPU identification number has the format
> "Annnnn", whereby A is the CPU address, and n are parts of the CPU serial
> number (0 for us for now).
>
> A specification exception will be injected if the address is not aligned
> to a double word. Low address protection will not be checked as
> we're missing some more general support for that.
>
> Signed-off-by: David Hildenbrand <david@redhat.com>
> ---
> target/s390x/cpu.h | 2 +-
> target/s390x/cpu_models.c | 8 ++++++--
> target/s390x/insn-data.def | 2 +-
> target/s390x/misc_helper.c | 9 ++++++---
> target/s390x/translate.c | 9 ++-------
> 5 files changed, 16 insertions(+), 14 deletions(-)
>
> diff --git a/target/s390x/cpu.h b/target/s390x/cpu.h
> index a4d31df..502d3d7 100644
> --- a/target/s390x/cpu.h
> +++ b/target/s390x/cpu.h
> @@ -149,7 +149,7 @@ typedef struct CPUS390XState {
> CPU_COMMON
>
> uint32_t cpu_num;
> - uint32_t machine_type;
> + uint64_t cpuid;
>
> uint64_t tod_offset;
> uint64_t tod_basetime;
> diff --git a/target/s390x/cpu_models.c b/target/s390x/cpu_models.c
> index b34318f..c508ae1 100644
> --- a/target/s390x/cpu_models.c
> +++ b/target/s390x/cpu_models.c
> @@ -737,8 +737,6 @@ static inline void apply_cpu_model(const S390CPUModel *model, Error **errp)
>
> if (kvm_enabled()) {
> kvm_s390_apply_cpu_model(model, errp);
> - } else if (model) {
> - /* FIXME TCG - use data for stdip/stfl */
> }
>
> if (!*errp) {
> @@ -786,6 +784,12 @@ void s390_realize_cpu_model(CPUState *cs, Error **errp)
> }
>
> apply_cpu_model(cpu->model, errp);
> +
> + cpu->env.cpuid = s390_cpuid_from_cpu_model(cpu->model);
> + if (tcg_enabled()) {
> + /* basic mode, write the cpu address into the first 4 bit of the ID */
> + cpu->env.cpuid |= ((uint64_t)cpu->env.cpu_num & 0xf) << 54;
I changed this to deposit64 and applied the patch to my tree.
r~
prev parent reply other threads:[~2017-06-09 22:01 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-06-09 13:34 [Qemu-devel] [PATCH v2 0/2] s390x/cpumodel: wire up cpu type + id for TCG David Hildenbrand
2017-06-09 13:34 ` [Qemu-devel] [PATCH v2 1/2] target/s390x: specification exceptions are suppressing David Hildenbrand
2017-06-09 22:03 ` Richard Henderson
2017-06-09 13:34 ` [Qemu-devel] [PATCH v2 2/2] s390x/cpumodel: wire up cpu type + id for TCG David Hildenbrand
2017-06-09 22:01 ` Richard Henderson [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=68dff3f0-df71-df52-8370-8e5f6c7f8a52@twiddle.net \
--to=rth@twiddle.net \
--cc=agraf@suse.de \
--cc=aurelien@aurel32.net \
--cc=david@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).