From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org, Stefan Hajnoczi <stefanha@redhat.com>
Subject: [PULL 00/35] tcg patch queue
Date: Mon, 6 Nov 2023 18:55:47 -0800 [thread overview]
Message-ID: <73a8c07c-0172-4959-a1ce-56b8d39bba4d@linaro.org> (raw)
In-Reply-To: <20231107024842.7650-1-richard.henderson@linaro.org>
Dangit, forgot the PULL tag.
r~
On 11/6/23 18:48, Richard Henderson wrote:
> The following changes since commit 3e01f1147a16ca566694b97eafc941d62fa1e8d8:
>
> Merge tag 'pull-sp-20231105' of https://gitlab.com/rth7680/qemu into staging (2023-11-06 09:34:22 +0800)
>
> are available in the Git repository at:
>
> https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20231106
>
> for you to fetch changes up to d36ce28be424385fc9f7273bf5c15ce815b5cf4e:
>
> tcg/sparc64: Implement tcg_out_extrl_i64_i32 (2023-11-06 10:48:46 -0800)
>
> ----------------------------------------------------------------
> util: Add cpuinfo for loongarch64
> tcg/loongarch64: Use cpuinfo.h
> tcg/loongarch64: Improve register allocation for INDEX_op_qemu_ld_a*_i128
> host/include/loongarch64: Add atomic16 load and store
> tcg: Move expanders out of line
> tcg/mips: Always implement movcond
> tcg/mips: Implement neg opcodes
> tcg/loongarch64: Implement neg opcodes
> tcg: Make movcond and neg required opcodes
> tcg: Optimize env memory operations
> tcg: Canonicalize sub of immediate to add
> tcg/sparc64: Implement tcg_out_extrl_i64_i32
>
> ----------------------------------------------------------------
> Richard Henderson (35):
> accel/tcg: Move HMP info jit and info opcount code
> tcg: Add C_N2_I1
> tcg/loongarch64: Use C_N2_I1 for INDEX_op_qemu_ld_a*_i128
> util: Add cpuinfo for loongarch64
> tcg/loongarch64: Use cpuinfo.h
> host/include/loongarch64: Add atomic16 load and store
> accel/tcg: Remove redundant case in store_atom_16
> accel/tcg: Fix condition for store_atom_insert_al16
> tcg: Mark tcg_gen_op* as noinline
> tcg: Move tcg_gen_op* out of line
> tcg: Move generic expanders out of line
> tcg: Move 32-bit expanders out of line
> tcg: Move 64-bit expanders out of line
> tcg: Move vec_gen_* declarations to tcg-internal.h
> tcg: Move tcg_gen_opN declarations to tcg-internal.h
> tcg: Unexport tcg_gen_op*_{i32,i64}
> tcg: Move tcg_constant_* out of line
> tcg: Move tcg_temp_new_*, tcg_global_mem_new_* out of line
> tcg: Move tcg_temp_free_* out of line
> tcg/mips: Split out tcg_out_setcond_int
> tcg/mips: Always implement movcond
> tcg: Remove TCG_TARGET_HAS_movcond_{i32,i64}
> tcg/mips: Implement neg opcodes
> tcg/loongarch64: Implement neg opcodes
> tcg: Remove TCG_TARGET_HAS_neg_{i32,i64}
> tcg: Don't free vector results
> tcg/optimize: Pipe OptContext into reset_ts
> tcg/optimize: Split out cmp_better_copy
> tcg/optimize: Optimize env memory operations
> tcg: Eliminate duplicate env store operations
> tcg/optimize: Split out arg_new_constant
> tcg: Canonicalize subi to addi during opcode generation
> tcg/optimize: Canonicalize subi to addi during optimization
> tcg/optimize: Canonicalize sub2 with constants to add2
> tcg/sparc64: Implement tcg_out_extrl_i64_i32
>
> accel/tcg/internal-common.h | 2 -
> host/include/loongarch64/host/atomic128-ldst.h | 52 ++
> host/include/loongarch64/host/cpuinfo.h | 21 +
> .../loongarch64/host/load-extract-al16-al8.h | 39 ++
> host/include/loongarch64/host/store-insert-al16.h | 12 +
> include/exec/cputlb.h | 1 -
> include/tcg/tcg-op-common.h | 538 ++---------------
> include/tcg/tcg-opc.h | 8 +-
> include/tcg/tcg-temp-internal.h | 56 +-
> include/tcg/tcg.h | 82 ---
> tcg/aarch64/tcg-target.h | 4 -
> tcg/arm/tcg-target.h | 2 -
> tcg/i386/tcg-target.h | 4 -
> tcg/loongarch64/tcg-target-con-set.h | 2 +-
> tcg/loongarch64/tcg-target.h | 12 +-
> tcg/mips/tcg-target.h | 4 -
> tcg/ppc/tcg-target.h | 4 -
> tcg/riscv/tcg-target.h | 4 -
> tcg/s390x/tcg-target.h | 4 -
> tcg/sparc64/tcg-target.h | 4 -
> tcg/tcg-internal.h | 18 +
> tcg/tci/tcg-target.h | 4 -
> accel/tcg/cputlb.c | 17 +-
> accel/tcg/monitor.c | 154 +++++
> accel/tcg/translate-all.c | 127 ----
> tcg/optimize.c | 370 ++++++++++--
> tcg/tcg-op-gvec.c | 112 ++--
> tcg/tcg-op.c | 636 ++++++++++++++++-----
> tcg/tcg.c | 131 ++++-
> tcg/tci.c | 2 -
> util/cpuinfo-loongarch.c | 35 ++
> accel/tcg/ldst_atomicity.c.inc | 14 +-
> tcg/loongarch64/tcg-target.c.inc | 34 +-
> tcg/mips/tcg-target.c.inc | 329 +++++------
> tcg/sparc64/tcg-target.c.inc | 5 +
> util/meson.build | 2 +
> 36 files changed, 1535 insertions(+), 1310 deletions(-)
> create mode 100644 host/include/loongarch64/host/atomic128-ldst.h
> create mode 100644 host/include/loongarch64/host/cpuinfo.h
> create mode 100644 host/include/loongarch64/host/load-extract-al16-al8.h
> create mode 100644 host/include/loongarch64/host/store-insert-al16.h
> create mode 100644 util/cpuinfo-loongarch.c
next prev parent reply other threads:[~2023-11-07 2:56 UTC|newest]
Thread overview: 50+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-11-07 2:48 [PATCH 00/35] tcg patch queue Richard Henderson
2023-11-07 2:48 ` [PATCH 01/35] accel/tcg: Move HMP info jit and info opcount code Richard Henderson
2023-11-07 2:48 ` [PATCH 02/35] tcg: Add C_N2_I1 Richard Henderson
2023-11-07 2:48 ` [PATCH 03/35] tcg/loongarch64: Use C_N2_I1 for INDEX_op_qemu_ld_a*_i128 Richard Henderson
2023-11-07 2:48 ` [PATCH 04/35] util: Add cpuinfo for loongarch64 Richard Henderson
2023-11-07 2:48 ` [PATCH 05/35] tcg/loongarch64: Use cpuinfo.h Richard Henderson
2023-11-07 2:48 ` [PATCH 06/35] host/include/loongarch64: Add atomic16 load and store Richard Henderson
2023-11-07 2:48 ` [PATCH 07/35] accel/tcg: Remove redundant case in store_atom_16 Richard Henderson
2023-11-07 2:48 ` [PATCH 08/35] accel/tcg: Fix condition for store_atom_insert_al16 Richard Henderson
2023-11-07 2:48 ` [PATCH 09/35] tcg: Mark tcg_gen_op* as noinline Richard Henderson
2023-11-07 2:48 ` [PATCH 10/35] tcg: Move tcg_gen_op* out of line Richard Henderson
2023-11-07 2:48 ` [PATCH 11/35] tcg: Move generic expanders " Richard Henderson
2023-11-07 2:48 ` [PATCH 12/35] tcg: Move 32-bit " Richard Henderson
2023-11-07 2:48 ` [PATCH 13/35] tcg: Move 64-bit " Richard Henderson
2023-11-07 2:48 ` [PATCH 14/35] tcg: Move vec_gen_* declarations to tcg-internal.h Richard Henderson
2023-11-07 2:48 ` [PATCH 15/35] tcg: Move tcg_gen_opN " Richard Henderson
2023-11-07 2:48 ` [PATCH 16/35] tcg: Unexport tcg_gen_op*_{i32,i64} Richard Henderson
2023-11-07 2:48 ` [PATCH 17/35] tcg: Move tcg_constant_* out of line Richard Henderson
2023-11-07 2:48 ` [PATCH 18/35] tcg: Move tcg_temp_new_*, tcg_global_mem_new_* " Richard Henderson
2023-11-07 2:48 ` [PATCH 19/35] tcg: Move tcg_temp_free_* " Richard Henderson
2023-11-07 2:48 ` [PATCH 20/35] tcg/mips: Split out tcg_out_setcond_int Richard Henderson
2023-11-07 2:48 ` [PATCH 21/35] tcg/mips: Always implement movcond Richard Henderson
2023-11-07 2:48 ` [PATCH 22/35] tcg: Remove TCG_TARGET_HAS_movcond_{i32,i64} Richard Henderson
2023-11-07 2:48 ` [PATCH 23/35] tcg/mips: Implement neg opcodes Richard Henderson
2023-11-07 2:48 ` [PATCH 24/35] tcg/loongarch64: " Richard Henderson
2023-11-07 2:48 ` [PATCH 25/35] tcg: Remove TCG_TARGET_HAS_neg_{i32,i64} Richard Henderson
2023-11-07 2:48 ` [PATCH 26/35] tcg: Don't free vector results Richard Henderson
2023-11-07 2:48 ` [PATCH 27/35] tcg/optimize: Pipe OptContext into reset_ts Richard Henderson
2023-11-07 2:48 ` [PATCH 28/35] tcg/optimize: Split out cmp_better_copy Richard Henderson
2023-11-07 2:48 ` [PATCH 29/35] tcg/optimize: Optimize env memory operations Richard Henderson
2023-11-07 2:48 ` [PATCH 30/35] tcg: Eliminate duplicate env store operations Richard Henderson
2023-11-07 2:48 ` [PATCH 31/35] tcg/optimize: Split out arg_new_constant Richard Henderson
2023-11-07 2:48 ` [PATCH 32/35] tcg: Canonicalize subi to addi during opcode generation Richard Henderson
2023-11-07 2:48 ` [PATCH 33/35] tcg/optimize: Canonicalize subi to addi during optimization Richard Henderson
2023-11-07 2:48 ` [PATCH 34/35] tcg/optimize: Canonicalize sub2 with constants to add2 Richard Henderson
2023-11-07 2:48 ` [PATCH 35/35] tcg/sparc64: Implement tcg_out_extrl_i64_i32 Richard Henderson
2023-11-07 2:55 ` Richard Henderson [this message]
2023-11-07 3:06 ` [PULL 00/35] tcg patch queue Stefan Hajnoczi
2023-11-07 4:59 ` [PATCH " Stefan Hajnoczi
-- strict thread matches above, loose matches on Subject: below --
2021-09-16 15:29 [PULL " Richard Henderson
2021-09-20 10:07 ` Peter Maydell
2021-09-20 12:51 ` Philippe Mathieu-Daudé
2021-09-20 13:14 ` Philippe Mathieu-Daudé
2021-09-20 13:52 ` Philippe Mathieu-Daudé
2021-09-20 21:16 ` Philippe Mathieu-Daudé
2021-09-21 9:28 ` Peter Maydell
2021-09-21 9:41 ` Philippe Mathieu-Daudé
2021-09-21 9:47 ` Peter Maydell
2021-09-20 13:19 ` Richard Henderson
2021-09-21 15:25 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=73a8c07c-0172-4959-a1ce-56b8d39bba4d@linaro.org \
--to=richard.henderson@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=stefanha@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).