From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1LKVYl-0003nJ-6R
	for qemu-devel@nongnu.org; Wed, 07 Jan 2009 05:22:47 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1LKVYj-0003mr-Mu
	for qemu-devel@nongnu.org; Wed, 07 Jan 2009 05:22:45 -0500
Received: from [199.232.76.173] (port=43450 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1LKVYj-0003mo-A8
	for qemu-devel@nongnu.org; Wed, 07 Jan 2009 05:22:45 -0500
Received: from fg-out-1718.google.com ([72.14.220.155]:61162)
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <laurent.desnogues@gmail.com>) id 1LKVYj-0004pw-01
	for qemu-devel@nongnu.org; Wed, 07 Jan 2009 05:22:45 -0500
Received: by fg-out-1718.google.com with SMTP id 19so751692fgg.8
	for <qemu-devel@nongnu.org>; Wed, 07 Jan 2009 02:22:43 -0800 (PST)
Message-ID: <761ea48b0901070222p4f433bc5k897c565eeea907b9@mail.gmail.com>
Date: Wed, 7 Jan 2009 11:22:43 +0100
From: "Laurent Desnogues" <laurent.desnogues@gmail.com>
Subject: Re: [Qemu-devel] Qemu as a System Simulator
In-Reply-To: <4963B669.2040602@umich.edu>
MIME-Version: 1.0
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
References: <4963B669.2040602@umich.edu>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

On Tue, Jan 6, 2009 at 8:52 PM, Andrea Pellegrini <apellegr@umich.edu> wrote:
> for my research in Computer Architecture I need to build a full
> multiprocessor system simulator where I can modify the interconnect between
> the CPUs and evaluate its performance.
> I saw that many cycle accurate simulators are based on Qemu and I was
> wondering if anyone has experience and thinks that is possible to modify
> Qemu to support multiple interconnect (such as bus, mesh, NoC).

qemu is not the right simulator to evaluate most kind of performance
metrics (the only thing you can do is instruction set usage, instruction
counts, memory traces, and the likes).  I wonder where you saw
cycle accurate simulators using qemu :-)


Laurent