From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([208.118.235.92]:37225)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <tg@gmplib.org>) id 1Ua1hi-0002X4-Tw
	for qemu-devel@nongnu.org; Wed, 08 May 2013 06:34:38 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <tg@gmplib.org>) id 1Ua1hc-00057x-IE
	for qemu-devel@nongnu.org; Wed, 08 May 2013 06:34:34 -0400
References: <1368007612-1873-1-git-send-email-agraf@suse.de>
	<1368007612-1873-3-git-send-email-agraf@suse.de>
	<20130508102910.GQ5000@ohm.aurel32.net>
From: Torbjorn Granlund <tg@gmplib.org>
Sender: tg@gmplib.org
Date: Wed, 08 May 2013 12:34:26 +0200
In-Reply-To: <20130508102910.GQ5000@ohm.aurel32.net> (Aurelien Jarno's message
	of "Wed\, 8 May 2013 12\:29\:10 +0200")
Message-ID: <861u9hoj4d.fsf@shell.gmplib.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] [PATCH] PPC: Introduce 32bit only cmp ops
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Aurelien Jarno <aurelien@aurel32.net>
Cc: qemu-devel@nongnu.org, Torbjorn Granlund <tg@gmplib.org>, qemu-ppc@nongnu.org, Alexander Graf <agraf@suse.de>, Richard Henderson <rth@twiddle.net>

Aurelien Jarno <aurelien@aurel32.net> writes:

  You have to declare the L bit as invalid, so that trying to execute a
  64-bit cmp* instruction on a 32-bit CPU causes an invalid instruction
  exception.
=20=20
Don't people read what I write?

I give up.

Goodbye.

--=20
Torbj=C3=B6rn