From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([208.118.235.92]:36849)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <tg@gmplib.org>) id 1Ua7He-00033g-Dv
	for qemu-devel@nongnu.org; Wed, 08 May 2013 12:32:05 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <tg@gmplib.org>) id 1Ua7Hb-0003C9-Pi
	for qemu-devel@nongnu.org; Wed, 08 May 2013 12:32:02 -0400
References: <1368019560-25218-1-git-send-email-agraf@suse.de>
	<20130508142515.GS5000@ohm.aurel32.net>
	<86sj1xv87d.fsf@shell.gmplib.org>
	<20130508150412.GB31148@hall.aurel32.net>
	<86d2t1v558.fsf@shell.gmplib.org>
	<20130508161654.GT5000@ohm.aurel32.net>
From: Torbjorn Granlund <tg@gmplib.org>
Sender: tg@gmplib.org
Date: Wed, 08 May 2013 18:31:57 +0200
In-Reply-To: <20130508161654.GT5000@ohm.aurel32.net> (Aurelien Jarno's message
	of "Wed\, 8 May 2013 18\:16\:54 +0200")
Message-ID: <868v3pv3eq.fsf@shell.gmplib.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] [PATCH] PPC: Depend behavior of cmp instructions
	only on instruction encoding
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-ppc@nongnu.org, qemu-devel@nongnu.org

Aurelien Jarno <aurelien@aurel32.net> writes:

  Don't people read what I write? From one of my previous email:
=20=20
I do...and even scrutinise it for grammar errors.  ;-)

  Quoting the "IBM PowerPC Microprocessor Family: The Programming=20=20=20=
=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=
=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=
=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=
=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=
=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20
  Environments Manual for 32 and 64-bit Microprocessors":=20=20=20=20=20=20=
=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=
=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=
=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=
=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=
=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20=20
  | Note: In 32-bit implementations, if L =3D 1 the instruction form is inv=
alid.
=20=20
  This doesn't match what your contact says.
=20=20
I think you're reading too much into that wording.

It is perhaps intended to mean that L =3D 1 makes no sense, that it will
not have the desired effect.

(I don't much like the way IBM's powerpc docs are written.  They ought
to be much more unambiguous, and could be less wordy.)

--=20
Torbj=C3=B6rn