qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: "Alex Bennée" <alex.bennee@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: Peter Crosthwaite <peter.crosthwaite@xilinx.com>,
	patches@linaro.org,
	"Edgar E. Iglesias" <edgar.iglesias@gmail.com>,
	qemu-devel@nongnu.org, Greg Bellows <greg.bellows@linaro.org>,
	Paolo Bonzini <pbonzini@redhat.com>,
	Richard Henderson <rth@twiddle.net>
Subject: Re: [Qemu-devel] [PATCH v2 08/14] exec.c: Capture the memory attributes for a watchpoint hit
Date: Tue, 21 Apr 2015 09:42:24 +0100	[thread overview]
Message-ID: <87a8y1x47j.fsf@linaro.org> (raw)
In-Reply-To: <1428931324-4973-9-git-send-email-peter.maydell@linaro.org>


Peter Maydell <peter.maydell@linaro.org> writes:

> Capture the memory attributes for the transaction which triggered
> a watchpoint; this allows CPU specific code to implement features
> like ARM's "user-mode only WPs also hit for LDRT/STRT accesses
> made from privileged code". This change also correctly passes
> through the memory attributes to the underlying device when
> a watchpoint access doesn't hit.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>

> ---
>  exec.c            | 46 +++++++++++++++++++++++++++++++---------------
>  include/qom/cpu.h |  2 ++
>  2 files changed, 33 insertions(+), 15 deletions(-)
>
> diff --git a/exec.c b/exec.c
> index 399543e..53d59bb 100644
> --- a/exec.c
> +++ b/exec.c
> @@ -1858,7 +1858,7 @@ static const MemoryRegionOps notdirty_mem_ops = {
>  };
>  
>  /* Generate a debug exception if a watchpoint has been hit.  */
> -static void check_watchpoint(int offset, int len, int flags)
> +static void check_watchpoint(int offset, int len, MemTxAttrs attrs, int flags)
>  {
>      CPUState *cpu = current_cpu;
>      CPUArchState *env = cpu->env_ptr;
> @@ -1884,6 +1884,7 @@ static void check_watchpoint(int offset, int len, int flags)
>                  wp->flags |= BP_WATCHPOINT_HIT_WRITE;
>              }
>              wp->hitaddr = vaddr;
> +            wp->hitattrs = attrs;
>              if (!cpu->watchpoint_hit) {
>                  cpu->watchpoint_hit = wp;
>                  tb_check_watchpoint(cpu);
> @@ -1905,39 +1906,54 @@ static void check_watchpoint(int offset, int len, int flags)
>  /* Watchpoint access routines.  Watchpoints are inserted using TLB tricks,
>     so these check for a hit then pass through to the normal out-of-line
>     phys routines.  */
> -static uint64_t watch_mem_read(void *opaque, hwaddr addr,
> -                               unsigned size)
> +static MemTxResult watch_mem_read(void *opaque, hwaddr addr, uint64_t *pdata,
> +                                  unsigned size, MemTxAttrs attrs)
>  {
> -    check_watchpoint(addr & ~TARGET_PAGE_MASK, size, BP_MEM_READ);
> +    MemTxResult res;
> +    uint64_t data;
> +
> +    check_watchpoint(addr & ~TARGET_PAGE_MASK, size, attrs, BP_MEM_READ);
>      switch (size) {
> -    case 1: return ldub_phys(&address_space_memory, addr);
> -    case 2: return lduw_phys(&address_space_memory, addr);
> -    case 4: return ldl_phys(&address_space_memory, addr);
> +    case 1:
> +        data = address_space_ldub(&address_space_memory, addr, attrs, &res);
> +        break;
> +    case 2:
> +        data = address_space_lduw(&address_space_memory, addr, attrs, &res);
> +        break;
> +    case 4:
> +        data = address_space_ldl(&address_space_memory, addr, attrs, &res);
> +        break;
>      default: abort();
>      }
> +    *pdata = data;
> +    return res;
>  }
>  
> -static void watch_mem_write(void *opaque, hwaddr addr,
> -                            uint64_t val, unsigned size)
> +static MemTxResult watch_mem_write(void *opaque, hwaddr addr,
> +                                   uint64_t val, unsigned size,
> +                                   MemTxAttrs attrs)
>  {
> -    check_watchpoint(addr & ~TARGET_PAGE_MASK, size, BP_MEM_WRITE);
> +    MemTxResult res;
> +
> +    check_watchpoint(addr & ~TARGET_PAGE_MASK, size, attrs, BP_MEM_WRITE);
>      switch (size) {
>      case 1:
> -        stb_phys(&address_space_memory, addr, val);
> +        address_space_stb(&address_space_memory, addr, val, attrs, &res);
>          break;
>      case 2:
> -        stw_phys(&address_space_memory, addr, val);
> +        address_space_stw(&address_space_memory, addr, val, attrs, &res);
>          break;
>      case 4:
> -        stl_phys(&address_space_memory, addr, val);
> +        address_space_stl(&address_space_memory, addr, val, attrs, &res);
>          break;
>      default: abort();
>      }
> +    return res;
>  }
>  
>  static const MemoryRegionOps watch_mem_ops = {
> -    .read = watch_mem_read,
> -    .write = watch_mem_write,
> +    .read_with_attrs = watch_mem_read,
> +    .write_with_attrs = watch_mem_write,
>      .endianness = DEVICE_NATIVE_ENDIAN,
>  };
>  
> diff --git a/include/qom/cpu.h b/include/qom/cpu.h
> index 9dafb48..39f0f19 100644
> --- a/include/qom/cpu.h
> +++ b/include/qom/cpu.h
> @@ -24,6 +24,7 @@
>  #include <setjmp.h>
>  #include "hw/qdev-core.h"
>  #include "exec/hwaddr.h"
> +#include "exec/memattrs.h"
>  #include "qemu/queue.h"
>  #include "qemu/thread.h"
>  #include "qemu/tls.h"
> @@ -195,6 +196,7 @@ typedef struct CPUWatchpoint {
>      vaddr vaddr;
>      vaddr len;
>      vaddr hitaddr;
> +    MemTxAttrs hitattrs;
>      int flags; /* BP_* */
>      QTAILQ_ENTRY(CPUWatchpoint) entry;
>  } CPUWatchpoint;

-- 
Alex Bennée

  reply	other threads:[~2015-04-21  8:42 UTC|newest]

Thread overview: 35+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-04-13 13:21 [Qemu-devel] [PATCH v2 00/14] Add memory attributes and use them in ARM Peter Maydell
2015-04-13 13:21 ` [Qemu-devel] [PATCH v2 01/14] memory: Define API for MemoryRegionOps to take attrs and return status Peter Maydell
2015-04-15  1:35   ` Edgar E. Iglesias
2015-04-17 16:00   ` Alex Bennée
2015-04-13 13:21 ` [Qemu-devel] [PATCH v2 02/14] memory: Replace io_mem_read/write with memory_region_dispatch_read/write Peter Maydell
2015-04-17 16:01   ` Alex Bennée
2015-04-13 13:21 ` [Qemu-devel] [PATCH v2 03/14] Make CPU iotlb a structure rather than a plain hwaddr Peter Maydell
2015-04-17 16:08   ` Alex Bennée
2015-04-13 13:21 ` [Qemu-devel] [PATCH v2 04/14] Add MemTxAttrs to the IOTLB Peter Maydell
2015-04-17 16:09   ` Alex Bennée
2015-04-13 13:21 ` [Qemu-devel] [PATCH v2 05/14] exec.c: Convert subpage memory ops to _with_attrs Peter Maydell
2015-04-17 16:15   ` Alex Bennée
2015-04-17 16:18     ` Peter Maydell
2015-04-17 16:25       ` Alex Bennée
2015-04-13 13:21 ` [Qemu-devel] [PATCH v2 06/14] exec.c: Make address_space_rw take transaction attributes Peter Maydell
2015-04-21  7:39   ` Alex Bennée
2015-04-21 13:27     ` Peter Maydell
2015-04-13 13:21 ` [Qemu-devel] [PATCH v2 07/14] exec.c: Add new address_space_ld*/st* functions Peter Maydell
2015-04-21  8:36   ` Alex Bennée
2015-04-13 13:21 ` [Qemu-devel] [PATCH v2 08/14] exec.c: Capture the memory attributes for a watchpoint hit Peter Maydell
2015-04-21  8:42   ` Alex Bennée [this message]
2015-04-13 13:21 ` [Qemu-devel] [PATCH v2 09/14] Switch non-CPU callers from ld/st*_phys to address_space_ld/st* Peter Maydell
2015-04-21  8:44   ` Alex Bennée
2015-04-13 13:22 ` [Qemu-devel] [PATCH v2 10/14] target-arm: Honour NS bits in page tables Peter Maydell
2015-04-21  9:24   ` Alex Bennée
2015-04-21 13:28     ` Peter Maydell
2015-04-13 13:22 ` [Qemu-devel] [PATCH v2 11/14] target-arm: Use correct memory attributes for page table walks Peter Maydell
2015-04-21  9:36   ` Alex Bennée
2015-04-13 13:22 ` [Qemu-devel] [PATCH v2 12/14] target-arm: Add user-mode transaction attribute Peter Maydell
2015-04-21  9:36   ` Alex Bennée
2015-04-13 13:22 ` [Qemu-devel] [PATCH v2 13/14] target-arm: Use attribute info to handle user-only watchpoints Peter Maydell
2015-04-21  9:37   ` Alex Bennée
2015-04-13 13:22 ` [Qemu-devel] [PATCH v2 14/14] target-arm: Check watchpoints against CPU security state Peter Maydell
2015-04-21  9:37   ` Alex Bennée
2015-04-21 13:35 ` [Qemu-devel] [PATCH v2 00/14] Add memory attributes and use them in ARM Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=87a8y1x47j.fsf@linaro.org \
    --to=alex.bennee@linaro.org \
    --cc=edgar.iglesias@gmail.com \
    --cc=greg.bellows@linaro.org \
    --cc=patches@linaro.org \
    --cc=pbonzini@redhat.com \
    --cc=peter.crosthwaite@xilinx.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    --cc=rth@twiddle.net \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).