From: Yoshinori Sato <ysato@users.sourceforge.jp>
To: "Philippe Mathieu-Daudé" <philmd@linaro.org>
Cc: qemu-devel@nongnu.org,
Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,
Zhao Liu <zhao1.liu@linux.intel.com>,
Paolo Bonzini <pbonzini@redhat.com>,
qemu-block@nongnu.org, John Snow <jsnow@redhat.com>,
qemu-ppc@nongnu.org, Eduardo Habkost <eduardo@habkost.net>,
Richard Henderson <richard.henderson@linaro.org>,
Markus Armbruster <armbru@redhat.com>
Subject: Re: [PATCH v3 03/11] hw/rx/rx62n: Only call qdev_get_gpio_in() when necessary
Date: Mon, 12 Feb 2024 20:25:06 +0900 [thread overview]
Message-ID: <87mss5hqlp.wl-ysato@users.sourceforge.jp> (raw)
In-Reply-To: <20240208181245.96617-4-philmd@linaro.org>
On Fri, 09 Feb 2024 03:12:36 +0900,
Philippe Mathieu-Daudé wrote:
>
> Instead of filling an array of all the possible IRQs, only call
> qdev_get_gpio_in() when an IRQ is used. Remove the array from
> RX62NState. Doing so we avoid calling qdev_get_gpio_in() on an
> unrealized device.
>
> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
> ---
> include/hw/rx/rx62n.h | 1 -
> hw/rx/rx62n.c | 16 ++++++++--------
> 2 files changed, 8 insertions(+), 9 deletions(-)
>
> diff --git a/include/hw/rx/rx62n.h b/include/hw/rx/rx62n.h
> index bcda583ab3..766fe0e435 100644
> --- a/include/hw/rx/rx62n.h
> +++ b/include/hw/rx/rx62n.h
> @@ -67,7 +67,6 @@ struct RX62NState {
> MemoryRegion iomem2;
> MemoryRegion iomem3;
> MemoryRegion c_flash;
> - qemu_irq irq[NR_IRQS];
>
> /* Input Clock (XTAL) frequency */
> uint32_t xtal_freq_hz;
> diff --git a/hw/rx/rx62n.c b/hw/rx/rx62n.c
> index d3f61a6837..560f53a58a 100644
> --- a/hw/rx/rx62n.c
> +++ b/hw/rx/rx62n.c
> @@ -148,14 +148,11 @@ static void register_icu(RX62NState *s)
> qlist_append_int(trigger_level, levelirq[i]);
> }
> qdev_prop_set_array(DEVICE(icu), "trigger-level", trigger_level);
> -
> - for (i = 0; i < NR_IRQS; i++) {
> - s->irq[i] = qdev_get_gpio_in(DEVICE(icu), i);
> - }
> sysbus_realize(icu, &error_abort);
> +
> sysbus_connect_irq(icu, 0, qdev_get_gpio_in(DEVICE(&s->cpu), RX_CPU_IRQ));
> sysbus_connect_irq(icu, 1, qdev_get_gpio_in(DEVICE(&s->cpu), RX_CPU_FIR));
> - sysbus_connect_irq(icu, 2, s->irq[SWI]);
> + sysbus_connect_irq(icu, 2, qdev_get_gpio_in(DEVICE(&s->icu), SWI));
> sysbus_mmio_map(icu, 0, RX62N_ICU_BASE);
> }
>
> @@ -172,7 +169,8 @@ static void register_tmr(RX62NState *s, int unit)
>
> irqbase = RX62N_TMR_IRQ + TMR_NR_IRQ * unit;
> for (i = 0; i < TMR_NR_IRQ; i++) {
> - sysbus_connect_irq(tmr, i, s->irq[irqbase + i]);
> + sysbus_connect_irq(tmr, i,
> + qdev_get_gpio_in(DEVICE(&s->icu), irqbase + i));
> }
> sysbus_mmio_map(tmr, 0, RX62N_TMR_BASE + unit * 0x10);
> }
> @@ -190,7 +188,8 @@ static void register_cmt(RX62NState *s, int unit)
>
> irqbase = RX62N_CMT_IRQ + CMT_NR_IRQ * unit;
> for (i = 0; i < CMT_NR_IRQ; i++) {
> - sysbus_connect_irq(cmt, i, s->irq[irqbase + i]);
> + sysbus_connect_irq(cmt, i,
> + qdev_get_gpio_in(DEVICE(&s->icu), irqbase + i));
> }
> sysbus_mmio_map(cmt, 0, RX62N_CMT_BASE + unit * 0x10);
> }
> @@ -209,7 +208,8 @@ static void register_sci(RX62NState *s, int unit)
>
> irqbase = RX62N_SCI_IRQ + SCI_NR_IRQ * unit;
> for (i = 0; i < SCI_NR_IRQ; i++) {
> - sysbus_connect_irq(sci, i, s->irq[irqbase + i]);
> + sysbus_connect_irq(sci, i,
> + qdev_get_gpio_in(DEVICE(&s->icu), irqbase + i));
> }
> sysbus_mmio_map(sci, 0, RX62N_SCI_BASE + unit * 0x08);
> }
> --
> 2.41.0
>
Reviewed-by: Yoshinori Sato <ysato@users.sourceforge.jp>
--
Yosinori Sato
next prev parent reply other threads:[~2024-02-12 11:26 UTC|newest]
Thread overview: 45+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-02-08 18:12 [PATCH v3 00/11] hw: Strengthen SysBus & QBus API Philippe Mathieu-Daudé
2024-02-08 18:12 ` [PATCH v3 01/11] hw/ide/ich9: Use AHCIPCIState typedef Philippe Mathieu-Daudé
2024-02-09 11:28 ` Peter Maydell
2024-02-08 18:12 ` [PATCH v3 02/11] hw/rx/rx62n: Reduce inclusion of 'qemu/units.h' Philippe Mathieu-Daudé
2024-02-09 11:28 ` Peter Maydell
2024-02-12 11:24 ` Yoshinori Sato
2024-02-08 18:12 ` [PATCH v3 03/11] hw/rx/rx62n: Only call qdev_get_gpio_in() when necessary Philippe Mathieu-Daudé
2024-02-09 11:29 ` Peter Maydell
2024-02-12 11:25 ` Yoshinori Sato [this message]
2024-02-08 18:12 ` [PATCH v3 04/11] hw/i386/pc_q35: Realize LPC PCI function before accessing it Philippe Mathieu-Daudé
2024-02-08 18:29 ` BALATON Zoltan
2024-02-08 18:12 ` [PATCH v3 05/11] hw/ppc/prep: Realize ISA bridge " Philippe Mathieu-Daudé
2024-02-09 11:29 ` Peter Maydell
2024-02-09 21:29 ` Mark Cave-Ayland
2024-02-08 18:12 ` [PATCH v3 06/11] hw/misc/macio: Realize IDE controller " Philippe Mathieu-Daudé
2024-02-08 18:33 ` BALATON Zoltan
2024-02-09 6:40 ` Philippe Mathieu-Daudé
2024-02-09 21:32 ` Mark Cave-Ayland
2024-02-08 18:12 ` [PATCH v3 07/11] hw/sh4/r2d: " Philippe Mathieu-Daudé
2024-02-09 11:30 ` Peter Maydell
2024-02-12 12:48 ` Yoshinori Sato
2024-05-03 21:34 ` Guenter Roeck
2024-10-11 8:23 ` Thomas Huth
2024-10-11 22:48 ` Philippe Mathieu-Daudé
2024-10-12 9:40 ` Thomas Huth
2024-10-12 14:06 ` Bernhard Beschow
2024-10-13 4:53 ` Guenter Roeck
2024-10-13 5:18 ` Thomas Huth
2024-02-08 18:12 ` [PATCH v3 08/11] hw/sparc/sun4m: Realize DMA " Philippe Mathieu-Daudé
2024-02-09 11:37 ` Peter Maydell
2024-02-09 22:37 ` Mark Cave-Ayland
2024-02-09 21:38 ` Mark Cave-Ayland
2024-02-08 18:12 ` [PATCH v3 09/11] hw/sparc/leon3: Realize GRLIB IRQ " Philippe Mathieu-Daudé
2024-02-09 11:38 ` Peter Maydell
2024-02-09 21:39 ` Mark Cave-Ayland
2024-02-08 18:12 ` [PATCH v3 10/11] hw/sparc/leon3: Initialize GPIO before realizing CPU devices Philippe Mathieu-Daudé
2024-02-09 11:35 ` Peter Maydell
2024-02-09 21:48 ` Mark Cave-Ayland
2024-02-08 18:12 ` [PATCH v3 11/11] hw/sparc64/cpu: " Philippe Mathieu-Daudé
2024-02-09 11:34 ` Peter Maydell
2024-02-09 22:01 ` Mark Cave-Ayland
2024-02-13 13:00 ` Philippe Mathieu-Daudé
2024-02-09 21:49 ` Mark Cave-Ayland
2024-10-11 8:56 ` [PATCH v3 00/11] hw: Strengthen SysBus & QBus API Paolo Bonzini
2024-10-11 22:11 ` Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87mss5hqlp.wl-ysato@users.sourceforge.jp \
--to=ysato@users.sourceforge.jp \
--cc=armbru@redhat.com \
--cc=eduardo@habkost.net \
--cc=jsnow@redhat.com \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=pbonzini@redhat.com \
--cc=philmd@linaro.org \
--cc=qemu-block@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=zhao1.liu@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).