qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
* [Qemu-devel] [PATCH v3 0/2] tests: Reorganize MIPS TCG directories and files
@ 2019-01-04 17:10 Aleksandar Markovic
  2019-01-04 17:10 ` [Qemu-devel] [PATCH v3 1/2] tests: tcg: mips: Move source files to new location Aleksandar Markovic
  2019-01-04 17:10 ` [Qemu-devel] [PATCH v3 2/2] tests: tcg: mips: Remove old directories after moving source files Aleksandar Markovic
  0 siblings, 2 replies; 6+ messages in thread
From: Aleksandar Markovic @ 2019-01-04 17:10 UTC (permalink / raw)
  To: qemu-devel; +Cc: amarkovic, arikalo, smarkovic, alex.bennee, noring, aurelien

From: Aleksandar Markovic <amarkovic@wavecomp.com>

Reorganize MIPS TCG directories and files. The file movement is done
using "git mv" command, so "git blame" will still display the original
information, regardles of the new names and locations of involved
files. Also, command "git config diff.renames true" was used to keep
the size of patches reasonable.

Alex, this is still WIP, I still work on reverse-engineering the
original intent of some details. v3 will follow later on.

v2->v3:
  - corrected missing "v2" that caused wrong message linking
    (the version is now "v3", of course) 

v1->v2:
  - used "git config diff.renames true" before sending
  - rebased to the latest code (included newly added r5900 tests)

Aleksandar Markovic (2):
  tests: tcg: mips: Move source files to new location
  tests: tcg: mips: Remove old directories after moving source files

 tests/tcg/mips/mips32-dsp/Makefile                 | 136 ---------
 tests/tcg/mips/mips32-dspr2/Makefile               |  71 -----
 tests/tcg/mips/mips64-dsp/Makefile                 | 306 ---------------------
 tests/tcg/mips/mips64-dsp/head.S                   |  16 --
 tests/tcg/mips/mips64-dsp/io.h                     |  22 --
 tests/tcg/mips/mips64-dsp/mips_boot.lds            |  31 ---
 tests/tcg/mips/mips64-dspr2/.directory             |   2 -
 tests/tcg/mips/mips64-dspr2/Makefile               | 116 --------
 tests/tcg/mips/mips64-dspr2/head.S                 |  16 --
 tests/tcg/mips/mips64-dspr2/io.h                   |  22 --
 tests/tcg/mips/mips64-dspr2/mips_boot.lds          |  31 ---
 tests/tcg/mips/mipsr5900/Makefile                  |  32 ---
 .../ase/dsp/test_64_dsp_r1_absq_s_ob.c}            |   0
 .../ase/dsp/test_64_dsp_r1_absq_s_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r1_absq_s_pw.c}            |   0
 .../ase/dsp/test_64_dsp_r1_absq_s_qh.c}            |   0
 .../ase/dsp/test_64_dsp_r1_absq_s_w.c}             |   0
 .../ase/dsp/test_64_dsp_r1_addq_ph.c}              |   0
 .../ase/dsp/test_64_dsp_r1_addq_pw.c}              |   0
 .../ase/dsp/test_64_dsp_r1_addq_qh.c}              |   0
 .../ase/dsp/test_64_dsp_r1_addq_s_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r1_addq_s_pw.c}            |   0
 .../ase/dsp/test_64_dsp_r1_addq_s_qh.c}            |   0
 .../ase/dsp/test_64_dsp_r1_addq_s_w.c}             |   0
 .../ase/dsp/test_64_dsp_r1_addsc.c}                |   0
 .../ase/dsp/test_64_dsp_r1_addu_ob.c}              |   0
 .../ase/dsp/test_64_dsp_r1_addu_qb.c}              |   0
 .../ase/dsp/test_64_dsp_r1_addu_s_ob.c}            |   0
 .../ase/dsp/test_64_dsp_r1_addu_s_qb.c}            |   0
 .../ase/dsp/test_64_dsp_r1_addwc.c}                |   0
 .../ase/dsp/test_64_dsp_r1_bitrev.c}               |   0
 .../ase/dsp/test_64_dsp_r1_bposge32.c}             |   0
 .../ase/dsp/test_64_dsp_r1_bposge64.c}             |   0
 .../ase/dsp/test_64_dsp_r1_cmp_eq_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r1_cmp_eq_pw.c}            |   0
 .../ase/dsp/test_64_dsp_r1_cmp_eq_qh.c}            |   0
 .../ase/dsp/test_64_dsp_r1_cmp_le_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r1_cmp_le_pw.c}            |   0
 .../ase/dsp/test_64_dsp_r1_cmp_le_qh.c}            |   0
 .../ase/dsp/test_64_dsp_r1_cmp_lt_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r1_cmp_lt_pw.c}            |   0
 .../ase/dsp/test_64_dsp_r1_cmp_lt_qh.c}            |   0
 .../ase/dsp/test_64_dsp_r1_cmpgu_eq_ob.c}          |   0
 .../ase/dsp/test_64_dsp_r1_cmpgu_eq_qb.c}          |   0
 .../ase/dsp/test_64_dsp_r1_cmpgu_le_ob.c}          |   0
 .../ase/dsp/test_64_dsp_r1_cmpgu_le_qb.c}          |   0
 .../ase/dsp/test_64_dsp_r1_cmpgu_lt_ob.c}          |   0
 .../ase/dsp/test_64_dsp_r1_cmpgu_lt_qb.c}          |   0
 .../ase/dsp/test_64_dsp_r1_cmpu_eq_ob.c}           |   0
 .../ase/dsp/test_64_dsp_r1_cmpu_eq_qb.c}           |   0
 .../ase/dsp/test_64_dsp_r1_cmpu_le_ob.c}           |   0
 .../ase/dsp/test_64_dsp_r1_cmpu_le_qb.c}           |   0
 .../ase/dsp/test_64_dsp_r1_cmpu_lt_ob.c}           |   0
 .../ase/dsp/test_64_dsp_r1_cmpu_lt_qb.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dappend.c}              |   0
 .../ase/dsp/test_64_dsp_r1_dextp.c}                |   0
 .../ase/dsp/test_64_dsp_r1_dextpdp.c}              |   0
 .../ase/dsp/test_64_dsp_r1_dextpdpv.c}             |   0
 .../ase/dsp/test_64_dsp_r1_dextpv.c}               |   0
 .../ase/dsp/test_64_dsp_r1_dextr_l.c}              |   0
 .../ase/dsp/test_64_dsp_r1_dextr_r_l.c}            |   0
 .../ase/dsp/test_64_dsp_r1_dextr_r_w.c}            |   0
 .../ase/dsp/test_64_dsp_r1_dextr_rs_l.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dextr_rs_w.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dextr_s_h.c}            |   0
 .../ase/dsp/test_64_dsp_r1_dextr_w.c}              |   0
 .../ase/dsp/test_64_dsp_r1_dextrv_l.c}             |   0
 .../ase/dsp/test_64_dsp_r1_dextrv_r_l.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dextrv_r_w.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dextrv_rs_l.c}          |   0
 .../ase/dsp/test_64_dsp_r1_dextrv_rs_w.c}          |   0
 .../ase/dsp/test_64_dsp_r1_dextrv_s_h.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dextrv_w.c}             |   0
 .../ase/dsp/test_64_dsp_r1_dinsv.c}                |   0
 .../ase/dsp/test_64_dsp_r1_dmadd.c}                |   0
 .../ase/dsp/test_64_dsp_r1_dmaddu.c}               |   0
 .../ase/dsp/test_64_dsp_r1_dmsub.c}                |   0
 .../ase/dsp/test_64_dsp_r1_dmsubu.c}               |   0
 .../ase/dsp/test_64_dsp_r1_dmthlip.c}              |   0
 .../ase/dsp/test_64_dsp_r1_dpaq_s_w_ph.c}          |   0
 .../ase/dsp/test_64_dsp_r1_dpaq_s_w_qh.c}          |   0
 .../ase/dsp/test_64_dsp_r1_dpaq_sa_l_pw.c}         |   0
 .../ase/dsp/test_64_dsp_r1_dpaq_sa_l_w.c}          |   0
 .../ase/dsp/test_64_dsp_r1_dpau_h_obl.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dpau_h_obr.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dpau_h_qbl.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dpau_h_qbr.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dpsq_s_w_ph.c}          |   0
 .../ase/dsp/test_64_dsp_r1_dpsq_s_w_qh.c}          |   0
 .../ase/dsp/test_64_dsp_r1_dpsq_sa_l_pw.c}         |   0
 .../ase/dsp/test_64_dsp_r1_dpsq_sa_l_w.c}          |   0
 .../ase/dsp/test_64_dsp_r1_dpsu_h_obl.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dpsu_h_obr.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dpsu_h_qbl.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dpsu_h_qbr.c}           |   0
 .../ase/dsp/test_64_dsp_r1_dshilo.c}               |   0
 .../ase/dsp/test_64_dsp_r1_dshilov.c}              |   0
 .../ase/dsp/test_64_dsp_r1_extp.c}                 |   0
 .../ase/dsp/test_64_dsp_r1_extpdp.c}               |   0
 .../ase/dsp/test_64_dsp_r1_extpdpv.c}              |   0
 .../ase/dsp/test_64_dsp_r1_extpv.c}                |   0
 .../ase/dsp/test_64_dsp_r1_extr_r_w.c}             |   0
 .../ase/dsp/test_64_dsp_r1_extr_rs_w.c}            |   0
 .../ase/dsp/test_64_dsp_r1_extr_s_h.c}             |   0
 .../ase/dsp/test_64_dsp_r1_extr_w.c}               |   0
 .../ase/dsp/test_64_dsp_r1_extrv_r_w.c}            |   0
 .../ase/dsp/test_64_dsp_r1_extrv_rs_w.c}           |   0
 .../ase/dsp/test_64_dsp_r1_extrv_s_h.c}            |   0
 .../ase/dsp/test_64_dsp_r1_extrv_w.c}              |   0
 .../ase/dsp/test_64_dsp_r1_insv.c}                 |   0
 .../ase/dsp/test_64_dsp_r1_lbux.c}                 |   0
 .../ldx.c => system/ase/dsp/test_64_dsp_r1_ldx.c}  |   0
 .../lhx.c => system/ase/dsp/test_64_dsp_r1_lhx.c}  |   0
 .../lwx.c => system/ase/dsp/test_64_dsp_r1_lwx.c}  |   0
 .../ase/dsp/test_64_dsp_r1_madd.c}                 |   0
 .../ase/dsp/test_64_dsp_r1_maddu.c}                |   0
 .../ase/dsp/test_64_dsp_r1_maq_s_l_pwl.c}          |   0
 .../ase/dsp/test_64_dsp_r1_maq_s_l_pwr.c}          |   0
 .../ase/dsp/test_64_dsp_r1_maq_s_w_phl.c}          |   0
 .../ase/dsp/test_64_dsp_r1_maq_s_w_phr.c}          |   0
 .../ase/dsp/test_64_dsp_r1_maq_s_w_qhll.c}         |   0
 .../ase/dsp/test_64_dsp_r1_maq_s_w_qhlr.c}         |   0
 .../ase/dsp/test_64_dsp_r1_maq_s_w_qhrl.c}         |   0
 .../ase/dsp/test_64_dsp_r1_maq_s_w_qhrr.c}         |   0
 .../ase/dsp/test_64_dsp_r1_maq_sa_w_phl.c}         |   0
 .../ase/dsp/test_64_dsp_r1_maq_sa_w_phr.c}         |   0
 .../ase/dsp/test_64_dsp_r1_maq_sa_w_qhll.c}        |   0
 .../ase/dsp/test_64_dsp_r1_maq_sa_w_qhlr.c}        |   0
 .../ase/dsp/test_64_dsp_r1_maq_sa_w_qhrl.c}        |   0
 .../ase/dsp/test_64_dsp_r1_maq_sa_w_qhrr.c}        |   0
 .../ase/dsp/test_64_dsp_r1_mfhi.c}                 |   0
 .../ase/dsp/test_64_dsp_r1_mflo.c}                 |   0
 .../ase/dsp/test_64_dsp_r1_modsub.c}               |   0
 .../ase/dsp/test_64_dsp_r1_msub.c}                 |   0
 .../ase/dsp/test_64_dsp_r1_msubu.c}                |   0
 .../ase/dsp/test_64_dsp_r1_mthi.c}                 |   0
 .../ase/dsp/test_64_dsp_r1_mthlip.c}               |   0
 .../ase/dsp/test_64_dsp_r1_mtlo.c}                 |   0
 .../ase/dsp/test_64_dsp_r1_muleq_s_pw_qhl.c}       |   0
 .../ase/dsp/test_64_dsp_r1_muleq_s_pw_qhr.c}       |   0
 .../ase/dsp/test_64_dsp_r1_muleq_s_w_phl.c}        |   0
 .../ase/dsp/test_64_dsp_r1_muleq_s_w_phr.c}        |   0
 .../ase/dsp/test_64_dsp_r1_muleu_s_ph_qbl.c}       |   0
 .../ase/dsp/test_64_dsp_r1_muleu_s_ph_qbr.c}       |   0
 .../ase/dsp/test_64_dsp_r1_muleu_s_qh_obl.c}       |   0
 .../ase/dsp/test_64_dsp_r1_muleu_s_qh_obr.c}       |   0
 .../ase/dsp/test_64_dsp_r1_mulq_rs_ph.c}           |   0
 .../ase/dsp/test_64_dsp_r1_mulq_rs_qh.c}           |   0
 .../ase/dsp/test_64_dsp_r1_mulsaq_s_l_pw.c}        |   0
 .../ase/dsp/test_64_dsp_r1_mulsaq_s_w_qh.c}        |   0
 .../ase/dsp/test_64_dsp_r1_mult.c}                 |   0
 .../ase/dsp/test_64_dsp_r1_multu.c}                |   0
 .../ase/dsp/test_64_dsp_r1_packrl_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r1_packrl_pw.c}            |   0
 .../ase/dsp/test_64_dsp_r1_pick_ob.c}              |   0
 .../ase/dsp/test_64_dsp_r1_pick_ph.c}              |   0
 .../ase/dsp/test_64_dsp_r1_pick_pw.c}              |   0
 .../ase/dsp/test_64_dsp_r1_pick_qb.c}              |   0
 .../ase/dsp/test_64_dsp_r1_pick_qh.c}              |   0
 .../ase/dsp/test_64_dsp_r1_preceq_l_pwl.c}         |   0
 .../ase/dsp/test_64_dsp_r1_preceq_l_pwr.c}         |   0
 .../ase/dsp/test_64_dsp_r1_preceq_pw_qhl.c}        |   0
 .../ase/dsp/test_64_dsp_r1_preceq_pw_qhla.c}       |   0
 .../ase/dsp/test_64_dsp_r1_preceq_pw_qhr.c}        |   0
 .../ase/dsp/test_64_dsp_r1_preceq_pw_qhra.c}       |   0
 .../ase/dsp/test_64_dsp_r1_preceq_w_phl.c}         |   0
 .../ase/dsp/test_64_dsp_r1_preceq_w_phr.c}         |   0
 .../ase/dsp/test_64_dsp_r1_precequ_ph_qbl.c}       |   0
 .../ase/dsp/test_64_dsp_r1_precequ_ph_qbla.c}      |   0
 .../ase/dsp/test_64_dsp_r1_precequ_ph_qbr.c}       |   0
 .../ase/dsp/test_64_dsp_r1_precequ_ph_qbra.c}      |   0
 .../ase/dsp/test_64_dsp_r1_precequ_qh_obl.c}       |   0
 .../ase/dsp/test_64_dsp_r1_precequ_qh_obla.c}      |   0
 .../ase/dsp/test_64_dsp_r1_precequ_qh_obr.c}       |   0
 .../ase/dsp/test_64_dsp_r1_precequ_qh_obra.c}      |   0
 .../ase/dsp/test_64_dsp_r1_preceu_ph_qbl.c}        |   0
 .../ase/dsp/test_64_dsp_r1_preceu_ph_qbla.c}       |   0
 .../ase/dsp/test_64_dsp_r1_preceu_ph_qbr.c}        |   0
 .../ase/dsp/test_64_dsp_r1_preceu_ph_qbra.c}       |   0
 .../ase/dsp/test_64_dsp_r1_preceu_qh_obl.c}        |   0
 .../ase/dsp/test_64_dsp_r1_preceu_qh_obla.c}       |   0
 .../ase/dsp/test_64_dsp_r1_preceu_qh_obr.c}        |   0
 .../ase/dsp/test_64_dsp_r1_preceu_qh_obra.c}       |   0
 .../ase/dsp/test_64_dsp_r1_precr_ob_qh.c}          |   0
 .../ase/dsp/test_64_dsp_r1_precr_sra_qh_pw.c}      |   0
 .../ase/dsp/test_64_dsp_r1_precr_sra_r_qh_pw.c}    |   0
 .../ase/dsp/test_64_dsp_r1_precrq_ob_qh.c}         |   0
 .../ase/dsp/test_64_dsp_r1_precrq_ph_w.c}          |   0
 .../ase/dsp/test_64_dsp_r1_precrq_pw_l.c}          |   0
 .../ase/dsp/test_64_dsp_r1_precrq_qb_ph.c}         |   0
 .../ase/dsp/test_64_dsp_r1_precrq_qh_pw.c}         |   0
 .../ase/dsp/test_64_dsp_r1_precrq_rs_ph_w.c}       |   0
 .../ase/dsp/test_64_dsp_r1_precrq_rs_qh_pw.c}      |   0
 .../ase/dsp/test_64_dsp_r1_precrqu_s_ob_qh.c}      |   0
 .../ase/dsp/test_64_dsp_r1_precrqu_s_qb_ph.c}      |   0
 .../ase/dsp/test_64_dsp_r1_prependd.c}             |   0
 .../ase/dsp/test_64_dsp_r1_prependw.c}             |   0
 .../ase/dsp/test_64_dsp_r1_printf.c}               |   0
 .../ase/dsp/test_64_dsp_r1_raddu_l_ob.c}           |   0
 .../ase/dsp/test_64_dsp_r1_raddu_w_qb.c}           |   0
 .../ase/dsp/test_64_dsp_r1_rddsp.c}                |   0
 .../ase/dsp/test_64_dsp_r1_repl_ob.c}              |   0
 .../ase/dsp/test_64_dsp_r1_repl_ph.c}              |   0
 .../ase/dsp/test_64_dsp_r1_repl_pw.c}              |   0
 .../ase/dsp/test_64_dsp_r1_repl_qb.c}              |   0
 .../ase/dsp/test_64_dsp_r1_repl_qh.c}              |   0
 .../ase/dsp/test_64_dsp_r1_replv_ob.c}             |   0
 .../ase/dsp/test_64_dsp_r1_replv_ph.c}             |   0
 .../ase/dsp/test_64_dsp_r1_replv_pw.c}             |   0
 .../ase/dsp/test_64_dsp_r1_replv_qb.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shilo.c}                |   0
 .../ase/dsp/test_64_dsp_r1_shilov.c}               |   0
 .../ase/dsp/test_64_dsp_r1_shll_ob.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shll_ph.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shll_pw.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shll_qb.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shll_qh.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shll_s_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r1_shll_s_pw.c}            |   0
 .../ase/dsp/test_64_dsp_r1_shll_s_qh.c}            |   0
 .../ase/dsp/test_64_dsp_r1_shll_s_w.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shllv_ob.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shllv_ph.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shllv_pw.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shllv_qb.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shllv_qh.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shllv_s_ph.c}           |   0
 .../ase/dsp/test_64_dsp_r1_shllv_s_pw.c}           |   0
 .../ase/dsp/test_64_dsp_r1_shllv_s_qh.c}           |   0
 .../ase/dsp/test_64_dsp_r1_shllv_s_w.c}            |   0
 .../ase/dsp/test_64_dsp_r1_shra_ob.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shra_ph.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shra_pw.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shra_qh.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shra_r_ob.c}            |   0
 .../ase/dsp/test_64_dsp_r1_shra_r_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r1_shra_r_pw.c}            |   0
 .../ase/dsp/test_64_dsp_r1_shra_r_qh.c}            |   0
 .../ase/dsp/test_64_dsp_r1_shra_r_w.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shrav_ph.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shrav_pw.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shrav_qh.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shrav_r_ph.c}           |   0
 .../ase/dsp/test_64_dsp_r1_shrav_r_pw.c}           |   0
 .../ase/dsp/test_64_dsp_r1_shrav_r_qh.c}           |   0
 .../ase/dsp/test_64_dsp_r1_shrav_r_w.c}            |   0
 .../ase/dsp/test_64_dsp_r1_shrl_ob.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shrl_qb.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shrl_qh.c}              |   0
 .../ase/dsp/test_64_dsp_r1_shrlv_ob.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shrlv_qb.c}             |   0
 .../ase/dsp/test_64_dsp_r1_shrlv_qh.c}             |   0
 .../ase/dsp/test_64_dsp_r1_subq_ph.c}              |   0
 .../ase/dsp/test_64_dsp_r1_subq_pw.c}              |   0
 .../ase/dsp/test_64_dsp_r1_subq_qh.c}              |   0
 .../ase/dsp/test_64_dsp_r1_subq_s_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r1_subq_s_pw.c}            |   0
 .../ase/dsp/test_64_dsp_r1_subq_s_qh.c}            |   0
 .../ase/dsp/test_64_dsp_r1_subq_s_w.c}             |   0
 .../ase/dsp/test_64_dsp_r1_subu_ob.c}              |   0
 .../ase/dsp/test_64_dsp_r1_subu_qb.c}              |   0
 .../ase/dsp/test_64_dsp_r1_subu_s_ob.c}            |   0
 .../ase/dsp/test_64_dsp_r1_subu_s_qb.c}            |   0
 .../ase/dsp/test_64_dsp_r1_wrdsp.c}                |   0
 .../ase/dsp/test_64_dsp_r2_absq_s_qb.c}            |   0
 .../ase/dsp/test_64_dsp_r2_addqh_ph.c}             |   0
 .../ase/dsp/test_64_dsp_r2_addqh_r_ph.c}           |   0
 .../ase/dsp/test_64_dsp_r2_addqh_r_w.c}            |   0
 .../ase/dsp/test_64_dsp_r2_addqh_w.c}              |   0
 .../ase/dsp/test_64_dsp_r2_addu_ph.c}              |   0
 .../ase/dsp/test_64_dsp_r2_addu_qh.c}              |   0
 .../ase/dsp/test_64_dsp_r2_addu_s_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r2_addu_s_qh.c}            |   0
 .../ase/dsp/test_64_dsp_r2_adduh_ob.c}             |   0
 .../ase/dsp/test_64_dsp_r2_adduh_qb.c}             |   0
 .../ase/dsp/test_64_dsp_r2_adduh_r_ob.c}           |   0
 .../ase/dsp/test_64_dsp_r2_adduh_r_qb.c}           |   0
 .../ase/dsp/test_64_dsp_r2_append.c}               |   0
 .../ase/dsp/test_64_dsp_r2_balign.c}               |   0
 .../ase/dsp/test_64_dsp_r2_cmpgdu_eq_ob.c}         |   0
 .../ase/dsp/test_64_dsp_r2_cmpgdu_eq_qb.c}         |   0
 .../ase/dsp/test_64_dsp_r2_cmpgdu_le_ob.c}         |   0
 .../ase/dsp/test_64_dsp_r2_cmpgdu_le_qb.c}         |   0
 .../ase/dsp/test_64_dsp_r2_cmpgdu_lt_ob.c}         |   0
 .../ase/dsp/test_64_dsp_r2_cmpgdu_lt_qb.c}         |   0
 .../ase/dsp/test_64_dsp_r2_dbalign.c}              |   0
 .../ase/dsp/test_64_dsp_r2_dpa_w_ph.c}             |   0
 .../ase/dsp/test_64_dsp_r2_dpa_w_qh.c}             |   0
 .../ase/dsp/test_64_dsp_r2_dpaqx_s_w_ph.c}         |   0
 .../ase/dsp/test_64_dsp_r2_dpaqx_sa_w_ph.c}        |   0
 .../ase/dsp/test_64_dsp_r2_dpax_w_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r2_dps_w_ph.c}             |   0
 .../ase/dsp/test_64_dsp_r2_dps_w_qh.c}             |   0
 .../ase/dsp/test_64_dsp_r2_dpsqx_s_w_ph.c}         |   0
 .../ase/dsp/test_64_dsp_r2_dpsqx_sa_w_ph.c}        |   0
 .../ase/dsp/test_64_dsp_r2_dpsx_w_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r2_mul_ph.c}               |   0
 .../ase/dsp/test_64_dsp_r2_mul_s_ph.c}             |   0
 .../ase/dsp/test_64_dsp_r2_mulq_rs_w.c}            |   0
 .../ase/dsp/test_64_dsp_r2_mulq_s_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r2_mulq_s_w.c}             |   0
 .../ase/dsp/test_64_dsp_r2_mulsa_w_ph.c}           |   0
 .../ase/dsp/test_64_dsp_r2_mulsaq_s_w_ph.c}        |   0
 .../ase/dsp/test_64_dsp_r2_precr_qb_ph.c}          |   0
 .../ase/dsp/test_64_dsp_r2_precr_sra_ph_w.c}       |   0
 .../ase/dsp/test_64_dsp_r2_precr_sra_r_ph_w.c}     |   0
 .../ase/dsp/test_64_dsp_r2_prepend.c}              |   0
 .../ase/dsp/test_64_dsp_r2_printf.c}               |   0
 .../ase/dsp/test_64_dsp_r2_shra_qb.c}              |   0
 .../ase/dsp/test_64_dsp_r2_shra_r_qb.c}            |   0
 .../ase/dsp/test_64_dsp_r2_shrav_ob.c}             |   0
 .../ase/dsp/test_64_dsp_r2_shrav_qb.c}             |   0
 .../ase/dsp/test_64_dsp_r2_shrav_r_ob.c}           |   0
 .../ase/dsp/test_64_dsp_r2_shrav_r_qb.c}           |   0
 .../ase/dsp/test_64_dsp_r2_shrl_ph.c}              |   0
 .../ase/dsp/test_64_dsp_r2_shrlv_ph.c}             |   0
 .../ase/dsp/test_64_dsp_r2_subqh_ph.c}             |   0
 .../ase/dsp/test_64_dsp_r2_subqh_r_ph.c}           |   0
 .../ase/dsp/test_64_dsp_r2_subqh_r_w.c}            |   0
 .../ase/dsp/test_64_dsp_r2_subqh_w.c}              |   0
 .../ase/dsp/test_64_dsp_r2_subu_ph.c}              |   0
 .../ase/dsp/test_64_dsp_r2_subu_qh.c}              |   0
 .../ase/dsp/test_64_dsp_r2_subu_s_ph.c}            |   0
 .../ase/dsp/test_64_dsp_r2_subu_s_qh.c}            |   0
 .../ase/dsp/test_64_dsp_r2_subuh_ob.c}             |   0
 .../ase/dsp/test_64_dsp_r2_subuh_qb.c}             |   0
 .../ase/dsp/test_64_dsp_r2_subuh_r_ob.c}           |   0
 .../ase/dsp/test_64_dsp_r2_subuh_r_qb.c}           |   0
 .../ase/dsp/test_32_dsp_r1_absq_s_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r1_absq_s_w.c}             |   0
 .../ase/dsp/test_32_dsp_r1_addq_ph.c}              |   0
 .../ase/dsp/test_32_dsp_r1_addq_s_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r1_addq_s_w.c}             |   0
 .../ase/dsp/test_32_dsp_r1_addsc.c}                |   0
 .../ase/dsp/test_32_dsp_r1_addu_qb.c}              |   0
 .../ase/dsp/test_32_dsp_r1_addu_s_qb.c}            |   0
 .../ase/dsp/test_32_dsp_r1_addwc.c}                |   0
 .../ase/dsp/test_32_dsp_r1_bitrev.c}               |   0
 .../ase/dsp/test_32_dsp_r1_bposge32.c}             |   0
 .../ase/dsp/test_32_dsp_r1_cmp_eq_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r1_cmp_le_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r1_cmp_lt_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r1_cmpgu_eq_qb.c}          |   0
 .../ase/dsp/test_32_dsp_r1_cmpgu_le_qb.c}          |   0
 .../ase/dsp/test_32_dsp_r1_cmpgu_lt_qb.c}          |   0
 .../ase/dsp/test_32_dsp_r1_cmpu_eq_qb.c}           |   0
 .../ase/dsp/test_32_dsp_r1_cmpu_le_qb.c}           |   0
 .../ase/dsp/test_32_dsp_r1_cmpu_lt_qb.c}           |   0
 .../ase/dsp/test_32_dsp_r1_dpaq_s_w_ph.c}          |   0
 .../ase/dsp/test_32_dsp_r1_dpaq_sa_l_w.c}          |   0
 .../ase/dsp/test_32_dsp_r1_dpau_h_qbl.c}           |   0
 .../ase/dsp/test_32_dsp_r1_dpau_h_qbr.c}           |   0
 .../ase/dsp/test_32_dsp_r1_dpsq_s_w_ph.c}          |   0
 .../ase/dsp/test_32_dsp_r1_dpsq_sa_l_w.c}          |   0
 .../ase/dsp/test_32_dsp_r1_dpsu_h_qbl.c}           |   0
 .../ase/dsp/test_32_dsp_r1_dpsu_h_qbr.c}           |   0
 .../extp.c => user/ase/dsp/test_32_dsp_r1_extp.c}  |   0
 .../ase/dsp/test_32_dsp_r1_extpdp.c}               |   0
 .../ase/dsp/test_32_dsp_r1_extpdpv.c}              |   0
 .../ase/dsp/test_32_dsp_r1_extpv.c}                |   0
 .../ase/dsp/test_32_dsp_r1_extr_r_w.c}             |   0
 .../ase/dsp/test_32_dsp_r1_extr_rs_w.c}            |   0
 .../ase/dsp/test_32_dsp_r1_extr_s_h.c}             |   0
 .../ase/dsp/test_32_dsp_r1_extr_w.c}               |   0
 .../ase/dsp/test_32_dsp_r1_extrv_r_w.c}            |   0
 .../ase/dsp/test_32_dsp_r1_extrv_rs_w.c}           |   0
 .../ase/dsp/test_32_dsp_r1_extrv_s_h.c}            |   0
 .../ase/dsp/test_32_dsp_r1_extrv_w.c}              |   0
 .../insv.c => user/ase/dsp/test_32_dsp_r1_insv.c}  |   0
 .../lbux.c => user/ase/dsp/test_32_dsp_r1_lbux.c}  |   0
 .../lhx.c => user/ase/dsp/test_32_dsp_r1_lhx.c}    |   0
 .../lwx.c => user/ase/dsp/test_32_dsp_r1_lwx.c}    |   0
 .../maddu.c => user/ase/dsp/test_32_dsp_r1_madd.c} |   0
 .../madd.c => user/ase/dsp/test_32_dsp_r1_maddu.c} |   0
 .../main.c => user/ase/dsp/test_32_dsp_r1_main.c}  |   0
 .../ase/dsp/test_32_dsp_r1_maq_s_w_phl.c}          |   0
 .../ase/dsp/test_32_dsp_r1_maq_s_w_phr.c}          |   0
 .../ase/dsp/test_32_dsp_r1_maq_sa_w_phl.c}         |   0
 .../ase/dsp/test_32_dsp_r1_maq_sa_w_phr.c}         |   0
 .../mthi.c => user/ase/dsp/test_32_dsp_r1_mfhi.c}  |   0
 .../mtlo.c => user/ase/dsp/test_32_dsp_r1_mflo.c}  |   0
 .../ase/dsp/test_32_dsp_r1_modsub.c}               |   0
 .../msub.c => user/ase/dsp/test_32_dsp_r1_msub.c}  |   0
 .../ase/dsp/test_32_dsp_r1_msubu.c}                |   0
 .../mfhi.c => user/ase/dsp/test_32_dsp_r1_mthi.c}  |   0
 .../ase/dsp/test_32_dsp_r1_mthlip.c}               |   0
 .../mflo.c => user/ase/dsp/test_32_dsp_r1_mtlo.c}  |   0
 .../ase/dsp/test_32_dsp_r1_muleq_s_w_phl.c}        |   0
 .../ase/dsp/test_32_dsp_r1_muleq_s_w_phr.c}        |   0
 .../ase/dsp/test_32_dsp_r1_muleu_s_ph_qbl.c}       |   0
 .../ase/dsp/test_32_dsp_r1_muleu_s_ph_qbr.c}       |   0
 .../ase/dsp/test_32_dsp_r1_mulq_rs_ph.c}           |   0
 .../mult.c => user/ase/dsp/test_32_dsp_r1_mult.c}  |   0
 .../ase/dsp/test_32_dsp_r1_multu.c}                |   0
 .../ase/dsp/test_32_dsp_r1_packrl_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r1_pick_ph.c}              |   0
 .../ase/dsp/test_32_dsp_r1_pick_qb.c}              |   0
 .../ase/dsp/test_32_dsp_r1_preceq_w_phl.c}         |   0
 .../ase/dsp/test_32_dsp_r1_preceq_w_phr.c}         |   0
 .../ase/dsp/test_32_dsp_r1_precequ_ph_qbl.c}       |   0
 .../ase/dsp/test_32_dsp_r1_precequ_ph_qbla.c}      |   0
 .../ase/dsp/test_32_dsp_r1_precequ_ph_qbr.c}       |   0
 .../ase/dsp/test_32_dsp_r1_precequ_ph_qbra.c}      |   0
 .../ase/dsp/test_32_dsp_r1_preceu_ph_qbl.c}        |   0
 .../ase/dsp/test_32_dsp_r1_preceu_ph_qbla.c}       |   0
 .../ase/dsp/test_32_dsp_r1_preceu_ph_qbr.c}        |   0
 .../ase/dsp/test_32_dsp_r1_preceu_ph_qbra.c}       |   0
 .../ase/dsp/test_32_dsp_r1_precrq_ph_w.c}          |   0
 .../ase/dsp/test_32_dsp_r1_precrq_qb_ph.c}         |   0
 .../ase/dsp/test_32_dsp_r1_precrq_rs_ph_w.c}       |   0
 .../ase/dsp/test_32_dsp_r1_precrqu_s_qb_ph.c}      |   0
 .../ase/dsp/test_32_dsp_r1_raddu_w_qb.c}           |   0
 .../ase/dsp/test_32_dsp_r1_rddsp.c}                |   0
 .../ase/dsp/test_32_dsp_r1_repl_ph.c}              |   0
 .../ase/dsp/test_32_dsp_r1_repl_qb.c}              |   0
 .../ase/dsp/test_32_dsp_r1_replv_ph.c}             |   0
 .../ase/dsp/test_32_dsp_r1_replv_qb.c}             |   0
 .../ase/dsp/test_32_dsp_r1_shilo.c}                |   0
 .../ase/dsp/test_32_dsp_r1_shilov.c}               |   0
 .../ase/dsp/test_32_dsp_r1_shll_ph.c}              |   0
 .../ase/dsp/test_32_dsp_r1_shll_qb.c}              |   0
 .../ase/dsp/test_32_dsp_r1_shll_s_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r1_shll_s_w.c}             |   0
 .../ase/dsp/test_32_dsp_r1_shllv_ph.c}             |   0
 .../ase/dsp/test_32_dsp_r1_shllv_qb.c}             |   0
 .../ase/dsp/test_32_dsp_r1_shllv_s_ph.c}           |   0
 .../ase/dsp/test_32_dsp_r1_shllv_s_w.c}            |   0
 .../ase/dsp/test_32_dsp_r1_shra_ph.c}              |   0
 .../ase/dsp/test_32_dsp_r1_shra_r_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r1_shra_r_w.c}             |   0
 .../ase/dsp/test_32_dsp_r1_shrav_ph.c}             |   0
 .../ase/dsp/test_32_dsp_r1_shrav_r_ph.c}           |   0
 .../ase/dsp/test_32_dsp_r1_shrav_r_w.c}            |   0
 .../ase/dsp/test_32_dsp_r1_shrl_qb.c}              |   0
 .../ase/dsp/test_32_dsp_r1_shrlv_qb.c}             |   0
 .../ase/dsp/test_32_dsp_r1_subq_ph.c}              |   0
 .../ase/dsp/test_32_dsp_r1_subq_s_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r1_subq_s_w.c}             |   0
 .../ase/dsp/test_32_dsp_r1_subu_qb.c}              |   0
 .../ase/dsp/test_32_dsp_r1_subu_s_qb.c}            |   0
 .../ase/dsp/test_32_dsp_r1_wrdsp.c}                |   0
 .../ase/dsp/test_32_dsp_r2_absq_s_qb.c}            |   0
 .../ase/dsp/test_32_dsp_r2_addqh_ph.c}             |   0
 .../ase/dsp/test_32_dsp_r2_addqh_r_ph.c}           |   0
 .../ase/dsp/test_32_dsp_r2_addqh_r_w.c}            |   0
 .../ase/dsp/test_32_dsp_r2_addqh_w.c}              |   0
 .../ase/dsp/test_32_dsp_r2_addu_ph.c}              |   0
 .../ase/dsp/test_32_dsp_r2_addu_s_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r2_adduh_qb.c}             |   0
 .../ase/dsp/test_32_dsp_r2_adduh_r_qb.c}           |   0
 .../ase/dsp/test_32_dsp_r2_append.c}               |   0
 .../ase/dsp/test_32_dsp_r2_balign.c}               |   0
 .../ase/dsp/test_32_dsp_r2_cmpgdu_eq_qb.c}         |   0
 .../ase/dsp/test_32_dsp_r2_cmpgdu_le_qb.c}         |   0
 .../ase/dsp/test_32_dsp_r2_cmpgdu_lt_qb.c}         |   0
 .../ase/dsp/test_32_dsp_r2_dpa_w_ph.c}             |   0
 .../ase/dsp/test_32_dsp_r2_dpaqx_s_w_ph.c}         |   0
 .../ase/dsp/test_32_dsp_r2_dpaqx_sa_w_ph.c}        |   0
 .../ase/dsp/test_32_dsp_r2_dpax_w_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r2_dps_w_ph.c}             |   0
 .../ase/dsp/test_32_dsp_r2_dpsqx_s_w_ph.c}         |   0
 .../ase/dsp/test_32_dsp_r2_dpsqx_sa_w_ph.c}        |   0
 .../ase/dsp/test_32_dsp_r2_dpsx_w_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r2_mul_ph.c}               |   0
 .../ase/dsp/test_32_dsp_r2_mul_s_ph.c}             |   0
 .../ase/dsp/test_32_dsp_r2_mulq_rs_w.c}            |   0
 .../ase/dsp/test_32_dsp_r2_mulq_s_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r2_mulq_s_w.c}             |   0
 .../ase/dsp/test_32_dsp_r2_mulsa_w_ph.c}           |   0
 .../ase/dsp/test_32_dsp_r2_mulsaq_s_w_ph.c}        |   0
 .../ase/dsp/test_32_dsp_r2_precr_qb_ph.c}          |   0
 .../ase/dsp/test_32_dsp_r2_precr_sra_ph_w.c}       |   0
 .../ase/dsp/test_32_dsp_r2_precr_sra_r_ph_w.c}     |   0
 .../ase/dsp/test_32_dsp_r2_prepend.c}              |   0
 .../ase/dsp/test_32_dsp_r2_shra_qb.c}              |   0
 .../ase/dsp/test_32_dsp_r2_shra_r_qb.c}            |   0
 .../ase/dsp/test_32_dsp_r2_shrav_qb.c}             |   0
 .../ase/dsp/test_32_dsp_r2_shrav_r_qb.c}           |   0
 .../ase/dsp/test_32_dsp_r2_shrl_ph.c}              |   0
 .../ase/dsp/test_32_dsp_r2_shrlv_ph.c}             |   0
 .../ase/dsp/test_32_dsp_r2_subqh_ph.c}             |   0
 .../ase/dsp/test_32_dsp_r2_subqh_r_ph.c}           |   0
 .../ase/dsp/test_32_dsp_r2_subqh_r_w.c}            |   0
 .../ase/dsp/test_32_dsp_r2_subqh_w.c}              |   0
 .../ase/dsp/test_32_dsp_r2_subu_ph.c}              |   0
 .../ase/dsp/test_32_dsp_r2_subu_s_ph.c}            |   0
 .../ase/dsp/test_32_dsp_r2_subuh_qb.c}             |   0
 .../ase/dsp/test_32_dsp_r2_subuh_r_qb.c}           |   0
 .../div1.c => user/isa/r5900/test_r5900_div1.c}    |   0
 .../divu1.c => user/isa/r5900/test_r5900_divu1.c}  |   0
 .../madd.c => user/isa/r5900/test_r5900_madd.c}    |   0
 .../maddu.c => user/isa/r5900/test_r5900_maddu.c}  |   0
 .../isa/r5900/test_r5900_mflohi1.c}                |   0
 .../isa/r5900/test_r5900_mtlohi1.c}                |   0
 .../mult.c => user/isa/r5900/test_r5900_mult.c}    |   0
 .../multu.c => user/isa/r5900/test_r5900_multu.c}  |   0
 496 files changed, 801 deletions(-)
 delete mode 100644 tests/tcg/mips/mips32-dsp/Makefile
 delete mode 100644 tests/tcg/mips/mips32-dspr2/Makefile
 delete mode 100644 tests/tcg/mips/mips64-dsp/Makefile
 delete mode 100644 tests/tcg/mips/mips64-dsp/head.S
 delete mode 100644 tests/tcg/mips/mips64-dsp/io.h
 delete mode 100644 tests/tcg/mips/mips64-dsp/mips_boot.lds
 delete mode 100644 tests/tcg/mips/mips64-dspr2/.directory
 delete mode 100644 tests/tcg/mips/mips64-dspr2/Makefile
 delete mode 100644 tests/tcg/mips/mips64-dspr2/head.S
 delete mode 100644 tests/tcg/mips/mips64-dspr2/io.h
 delete mode 100644 tests/tcg/mips/mips64-dspr2/mips_boot.lds
 delete mode 100644 tests/tcg/mips/mipsr5900/Makefile
 rename tests/tcg/mips/{mips64-dsp/absq_s_ob.c => system/ase/dsp/test_64_dsp_r1_absq_s_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/absq_s_ph.c => system/ase/dsp/test_64_dsp_r1_absq_s_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/absq_s_pw.c => system/ase/dsp/test_64_dsp_r1_absq_s_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/absq_s_qh.c => system/ase/dsp/test_64_dsp_r1_absq_s_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/absq_s_w.c => system/ase/dsp/test_64_dsp_r1_absq_s_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addq_ph.c => system/ase/dsp/test_64_dsp_r1_addq_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addq_pw.c => system/ase/dsp/test_64_dsp_r1_addq_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addq_qh.c => system/ase/dsp/test_64_dsp_r1_addq_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addq_s_ph.c => system/ase/dsp/test_64_dsp_r1_addq_s_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addq_s_pw.c => system/ase/dsp/test_64_dsp_r1_addq_s_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addq_s_qh.c => system/ase/dsp/test_64_dsp_r1_addq_s_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addq_s_w.c => system/ase/dsp/test_64_dsp_r1_addq_s_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addsc.c => system/ase/dsp/test_64_dsp_r1_addsc.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addu_ob.c => system/ase/dsp/test_64_dsp_r1_addu_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addu_qb.c => system/ase/dsp/test_64_dsp_r1_addu_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addu_s_ob.c => system/ase/dsp/test_64_dsp_r1_addu_s_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addu_s_qb.c => system/ase/dsp/test_64_dsp_r1_addu_s_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/addwc.c => system/ase/dsp/test_64_dsp_r1_addwc.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/bitrev.c => system/ase/dsp/test_64_dsp_r1_bitrev.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/bposge32.c => system/ase/dsp/test_64_dsp_r1_bposge32.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/bposge64.c => system/ase/dsp/test_64_dsp_r1_bposge64.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmp_eq_ph.c => system/ase/dsp/test_64_dsp_r1_cmp_eq_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmp_eq_pw.c => system/ase/dsp/test_64_dsp_r1_cmp_eq_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmp_eq_qh.c => system/ase/dsp/test_64_dsp_r1_cmp_eq_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmp_le_ph.c => system/ase/dsp/test_64_dsp_r1_cmp_le_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmp_le_pw.c => system/ase/dsp/test_64_dsp_r1_cmp_le_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmp_le_qh.c => system/ase/dsp/test_64_dsp_r1_cmp_le_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmp_lt_ph.c => system/ase/dsp/test_64_dsp_r1_cmp_lt_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmp_lt_pw.c => system/ase/dsp/test_64_dsp_r1_cmp_lt_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmp_lt_qh.c => system/ase/dsp/test_64_dsp_r1_cmp_lt_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpgu_eq_ob.c => system/ase/dsp/test_64_dsp_r1_cmpgu_eq_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpgu_eq_qb.c => system/ase/dsp/test_64_dsp_r1_cmpgu_eq_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpgu_le_ob.c => system/ase/dsp/test_64_dsp_r1_cmpgu_le_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpgu_le_qb.c => system/ase/dsp/test_64_dsp_r1_cmpgu_le_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpgu_lt_ob.c => system/ase/dsp/test_64_dsp_r1_cmpgu_lt_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpgu_lt_qb.c => system/ase/dsp/test_64_dsp_r1_cmpgu_lt_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpu_eq_ob.c => system/ase/dsp/test_64_dsp_r1_cmpu_eq_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpu_eq_qb.c => system/ase/dsp/test_64_dsp_r1_cmpu_eq_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpu_le_ob.c => system/ase/dsp/test_64_dsp_r1_cmpu_le_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpu_le_qb.c => system/ase/dsp/test_64_dsp_r1_cmpu_le_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpu_lt_ob.c => system/ase/dsp/test_64_dsp_r1_cmpu_lt_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/cmpu_lt_qb.c => system/ase/dsp/test_64_dsp_r1_cmpu_lt_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dappend.c => system/ase/dsp/test_64_dsp_r1_dappend.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextp.c => system/ase/dsp/test_64_dsp_r1_dextp.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextpdp.c => system/ase/dsp/test_64_dsp_r1_dextpdp.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextpdpv.c => system/ase/dsp/test_64_dsp_r1_dextpdpv.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextpv.c => system/ase/dsp/test_64_dsp_r1_dextpv.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextr_l.c => system/ase/dsp/test_64_dsp_r1_dextr_l.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextr_r_l.c => system/ase/dsp/test_64_dsp_r1_dextr_r_l.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextr_r_w.c => system/ase/dsp/test_64_dsp_r1_dextr_r_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextr_rs_l.c => system/ase/dsp/test_64_dsp_r1_dextr_rs_l.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextr_rs_w.c => system/ase/dsp/test_64_dsp_r1_dextr_rs_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextr_s_h.c => system/ase/dsp/test_64_dsp_r1_dextr_s_h.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextr_w.c => system/ase/dsp/test_64_dsp_r1_dextr_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextrv_l.c => system/ase/dsp/test_64_dsp_r1_dextrv_l.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextrv_r_l.c => system/ase/dsp/test_64_dsp_r1_dextrv_r_l.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextrv_r_w.c => system/ase/dsp/test_64_dsp_r1_dextrv_r_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextrv_rs_l.c => system/ase/dsp/test_64_dsp_r1_dextrv_rs_l.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextrv_rs_w.c => system/ase/dsp/test_64_dsp_r1_dextrv_rs_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextrv_s_h.c => system/ase/dsp/test_64_dsp_r1_dextrv_s_h.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dextrv_w.c => system/ase/dsp/test_64_dsp_r1_dextrv_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dinsv.c => system/ase/dsp/test_64_dsp_r1_dinsv.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dmadd.c => system/ase/dsp/test_64_dsp_r1_dmadd.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dmaddu.c => system/ase/dsp/test_64_dsp_r1_dmaddu.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dmsub.c => system/ase/dsp/test_64_dsp_r1_dmsub.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dmsubu.c => system/ase/dsp/test_64_dsp_r1_dmsubu.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dmthlip.c => system/ase/dsp/test_64_dsp_r1_dmthlip.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpaq_s_w_ph.c => system/ase/dsp/test_64_dsp_r1_dpaq_s_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpaq_s_w_qh.c => system/ase/dsp/test_64_dsp_r1_dpaq_s_w_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpaq_sa_l_pw.c => system/ase/dsp/test_64_dsp_r1_dpaq_sa_l_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpaq_sa_l_w.c => system/ase/dsp/test_64_dsp_r1_dpaq_sa_l_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpau_h_obl.c => system/ase/dsp/test_64_dsp_r1_dpau_h_obl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpau_h_obr.c => system/ase/dsp/test_64_dsp_r1_dpau_h_obr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpau_h_qbl.c => system/ase/dsp/test_64_dsp_r1_dpau_h_qbl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpau_h_qbr.c => system/ase/dsp/test_64_dsp_r1_dpau_h_qbr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpsq_s_w_ph.c => system/ase/dsp/test_64_dsp_r1_dpsq_s_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpsq_s_w_qh.c => system/ase/dsp/test_64_dsp_r1_dpsq_s_w_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpsq_sa_l_pw.c => system/ase/dsp/test_64_dsp_r1_dpsq_sa_l_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpsq_sa_l_w.c => system/ase/dsp/test_64_dsp_r1_dpsq_sa_l_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpsu_h_obl.c => system/ase/dsp/test_64_dsp_r1_dpsu_h_obl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpsu_h_obr.c => system/ase/dsp/test_64_dsp_r1_dpsu_h_obr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpsu_h_qbl.c => system/ase/dsp/test_64_dsp_r1_dpsu_h_qbl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dpsu_h_qbr.c => system/ase/dsp/test_64_dsp_r1_dpsu_h_qbr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dshilo.c => system/ase/dsp/test_64_dsp_r1_dshilo.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/dshilov.c => system/ase/dsp/test_64_dsp_r1_dshilov.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extp.c => system/ase/dsp/test_64_dsp_r1_extp.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extpdp.c => system/ase/dsp/test_64_dsp_r1_extpdp.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extpdpv.c => system/ase/dsp/test_64_dsp_r1_extpdpv.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extpv.c => system/ase/dsp/test_64_dsp_r1_extpv.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extr_r_w.c => system/ase/dsp/test_64_dsp_r1_extr_r_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extr_rs_w.c => system/ase/dsp/test_64_dsp_r1_extr_rs_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extr_s_h.c => system/ase/dsp/test_64_dsp_r1_extr_s_h.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extr_w.c => system/ase/dsp/test_64_dsp_r1_extr_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extrv_r_w.c => system/ase/dsp/test_64_dsp_r1_extrv_r_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extrv_rs_w.c => system/ase/dsp/test_64_dsp_r1_extrv_rs_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extrv_s_h.c => system/ase/dsp/test_64_dsp_r1_extrv_s_h.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/extrv_w.c => system/ase/dsp/test_64_dsp_r1_extrv_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/insv.c => system/ase/dsp/test_64_dsp_r1_insv.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/lbux.c => system/ase/dsp/test_64_dsp_r1_lbux.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/ldx.c => system/ase/dsp/test_64_dsp_r1_ldx.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/lhx.c => system/ase/dsp/test_64_dsp_r1_lhx.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/lwx.c => system/ase/dsp/test_64_dsp_r1_lwx.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/madd.c => system/ase/dsp/test_64_dsp_r1_madd.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maddu.c => system/ase/dsp/test_64_dsp_r1_maddu.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_s_l_pwl.c => system/ase/dsp/test_64_dsp_r1_maq_s_l_pwl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_s_l_pwr.c => system/ase/dsp/test_64_dsp_r1_maq_s_l_pwr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_s_w_phl.c => system/ase/dsp/test_64_dsp_r1_maq_s_w_phl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_s_w_phr.c => system/ase/dsp/test_64_dsp_r1_maq_s_w_phr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_s_w_qhll.c => system/ase/dsp/test_64_dsp_r1_maq_s_w_qhll.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_s_w_qhlr.c => system/ase/dsp/test_64_dsp_r1_maq_s_w_qhlr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_s_w_qhrl.c => system/ase/dsp/test_64_dsp_r1_maq_s_w_qhrl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_s_w_qhrr.c => system/ase/dsp/test_64_dsp_r1_maq_s_w_qhrr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_sa_w_phl.c => system/ase/dsp/test_64_dsp_r1_maq_sa_w_phl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_sa_w_phr.c => system/ase/dsp/test_64_dsp_r1_maq_sa_w_phr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_sa_w_qhll.c => system/ase/dsp/test_64_dsp_r1_maq_sa_w_qhll.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_sa_w_qhlr.c => system/ase/dsp/test_64_dsp_r1_maq_sa_w_qhlr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_sa_w_qhrl.c => system/ase/dsp/test_64_dsp_r1_maq_sa_w_qhrl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/maq_sa_w_qhrr.c => system/ase/dsp/test_64_dsp_r1_maq_sa_w_qhrr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/mfhi.c => system/ase/dsp/test_64_dsp_r1_mfhi.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/mflo.c => system/ase/dsp/test_64_dsp_r1_mflo.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/modsub.c => system/ase/dsp/test_64_dsp_r1_modsub.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/msub.c => system/ase/dsp/test_64_dsp_r1_msub.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/msubu.c => system/ase/dsp/test_64_dsp_r1_msubu.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/mthi.c => system/ase/dsp/test_64_dsp_r1_mthi.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/mthlip.c => system/ase/dsp/test_64_dsp_r1_mthlip.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/mtlo.c => system/ase/dsp/test_64_dsp_r1_mtlo.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/muleq_s_pw_qhl.c => system/ase/dsp/test_64_dsp_r1_muleq_s_pw_qhl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/muleq_s_pw_qhr.c => system/ase/dsp/test_64_dsp_r1_muleq_s_pw_qhr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/muleq_s_w_phl.c => system/ase/dsp/test_64_dsp_r1_muleq_s_w_phl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/muleq_s_w_phr.c => system/ase/dsp/test_64_dsp_r1_muleq_s_w_phr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/muleu_s_ph_qbl.c => system/ase/dsp/test_64_dsp_r1_muleu_s_ph_qbl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/muleu_s_ph_qbr.c => system/ase/dsp/test_64_dsp_r1_muleu_s_ph_qbr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/muleu_s_qh_obl.c => system/ase/dsp/test_64_dsp_r1_muleu_s_qh_obl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/muleu_s_qh_obr.c => system/ase/dsp/test_64_dsp_r1_muleu_s_qh_obr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/mulq_rs_ph.c => system/ase/dsp/test_64_dsp_r1_mulq_rs_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/mulq_rs_qh.c => system/ase/dsp/test_64_dsp_r1_mulq_rs_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/mulsaq_s_l_pw.c => system/ase/dsp/test_64_dsp_r1_mulsaq_s_l_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/mulsaq_s_w_qh.c => system/ase/dsp/test_64_dsp_r1_mulsaq_s_w_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/mult.c => system/ase/dsp/test_64_dsp_r1_mult.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/multu.c => system/ase/dsp/test_64_dsp_r1_multu.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/packrl_ph.c => system/ase/dsp/test_64_dsp_r1_packrl_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/packrl_pw.c => system/ase/dsp/test_64_dsp_r1_packrl_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/pick_ob.c => system/ase/dsp/test_64_dsp_r1_pick_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/pick_ph.c => system/ase/dsp/test_64_dsp_r1_pick_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/pick_pw.c => system/ase/dsp/test_64_dsp_r1_pick_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/pick_qb.c => system/ase/dsp/test_64_dsp_r1_pick_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/pick_qh.c => system/ase/dsp/test_64_dsp_r1_pick_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceq_l_pwl.c => system/ase/dsp/test_64_dsp_r1_preceq_l_pwl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceq_l_pwr.c => system/ase/dsp/test_64_dsp_r1_preceq_l_pwr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceq_pw_qhl.c => system/ase/dsp/test_64_dsp_r1_preceq_pw_qhl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceq_pw_qhla.c => system/ase/dsp/test_64_dsp_r1_preceq_pw_qhla.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceq_pw_qhr.c => system/ase/dsp/test_64_dsp_r1_preceq_pw_qhr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceq_pw_qhra.c => system/ase/dsp/test_64_dsp_r1_preceq_pw_qhra.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceq_w_phl.c => system/ase/dsp/test_64_dsp_r1_preceq_w_phl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceq_w_phr.c => system/ase/dsp/test_64_dsp_r1_preceq_w_phr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precequ_ph_qbl.c => system/ase/dsp/test_64_dsp_r1_precequ_ph_qbl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precequ_ph_qbla.c => system/ase/dsp/test_64_dsp_r1_precequ_ph_qbla.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precequ_ph_qbr.c => system/ase/dsp/test_64_dsp_r1_precequ_ph_qbr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precequ_ph_qbra.c => system/ase/dsp/test_64_dsp_r1_precequ_ph_qbra.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precequ_qh_obl.c => system/ase/dsp/test_64_dsp_r1_precequ_qh_obl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precequ_qh_obla.c => system/ase/dsp/test_64_dsp_r1_precequ_qh_obla.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precequ_qh_obr.c => system/ase/dsp/test_64_dsp_r1_precequ_qh_obr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precequ_qh_obra.c => system/ase/dsp/test_64_dsp_r1_precequ_qh_obra.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceu_ph_qbl.c => system/ase/dsp/test_64_dsp_r1_preceu_ph_qbl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceu_ph_qbla.c => system/ase/dsp/test_64_dsp_r1_preceu_ph_qbla.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceu_ph_qbr.c => system/ase/dsp/test_64_dsp_r1_preceu_ph_qbr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceu_ph_qbra.c => system/ase/dsp/test_64_dsp_r1_preceu_ph_qbra.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceu_qh_obl.c => system/ase/dsp/test_64_dsp_r1_preceu_qh_obl.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceu_qh_obla.c => system/ase/dsp/test_64_dsp_r1_preceu_qh_obla.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceu_qh_obr.c => system/ase/dsp/test_64_dsp_r1_preceu_qh_obr.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/preceu_qh_obra.c => system/ase/dsp/test_64_dsp_r1_preceu_qh_obra.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precr_ob_qh.c => system/ase/dsp/test_64_dsp_r1_precr_ob_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precr_sra_qh_pw.c => system/ase/dsp/test_64_dsp_r1_precr_sra_qh_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precr_sra_r_qh_pw.c => system/ase/dsp/test_64_dsp_r1_precr_sra_r_qh_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precrq_ob_qh.c => system/ase/dsp/test_64_dsp_r1_precrq_ob_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precrq_ph_w.c => system/ase/dsp/test_64_dsp_r1_precrq_ph_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precrq_pw_l.c => system/ase/dsp/test_64_dsp_r1_precrq_pw_l.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precrq_qb_ph.c => system/ase/dsp/test_64_dsp_r1_precrq_qb_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precrq_qh_pw.c => system/ase/dsp/test_64_dsp_r1_precrq_qh_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precrq_rs_ph_w.c => system/ase/dsp/test_64_dsp_r1_precrq_rs_ph_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precrq_rs_qh_pw.c => system/ase/dsp/test_64_dsp_r1_precrq_rs_qh_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precrqu_s_ob_qh.c => system/ase/dsp/test_64_dsp_r1_precrqu_s_ob_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/precrqu_s_qb_ph.c => system/ase/dsp/test_64_dsp_r1_precrqu_s_qb_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/prependd.c => system/ase/dsp/test_64_dsp_r1_prependd.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/prependw.c => system/ase/dsp/test_64_dsp_r1_prependw.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/printf.c => system/ase/dsp/test_64_dsp_r1_printf.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/raddu_l_ob.c => system/ase/dsp/test_64_dsp_r1_raddu_l_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/raddu_w_qb.c => system/ase/dsp/test_64_dsp_r1_raddu_w_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/rddsp.c => system/ase/dsp/test_64_dsp_r1_rddsp.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/repl_ob.c => system/ase/dsp/test_64_dsp_r1_repl_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/repl_ph.c => system/ase/dsp/test_64_dsp_r1_repl_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/repl_pw.c => system/ase/dsp/test_64_dsp_r1_repl_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/repl_qb.c => system/ase/dsp/test_64_dsp_r1_repl_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/repl_qh.c => system/ase/dsp/test_64_dsp_r1_repl_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/replv_ob.c => system/ase/dsp/test_64_dsp_r1_replv_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/replv_ph.c => system/ase/dsp/test_64_dsp_r1_replv_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/replv_pw.c => system/ase/dsp/test_64_dsp_r1_replv_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/replv_qb.c => system/ase/dsp/test_64_dsp_r1_replv_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shilo.c => system/ase/dsp/test_64_dsp_r1_shilo.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shilov.c => system/ase/dsp/test_64_dsp_r1_shilov.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shll_ob.c => system/ase/dsp/test_64_dsp_r1_shll_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shll_ph.c => system/ase/dsp/test_64_dsp_r1_shll_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shll_pw.c => system/ase/dsp/test_64_dsp_r1_shll_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shll_qb.c => system/ase/dsp/test_64_dsp_r1_shll_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shll_qh.c => system/ase/dsp/test_64_dsp_r1_shll_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shll_s_ph.c => system/ase/dsp/test_64_dsp_r1_shll_s_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shll_s_pw.c => system/ase/dsp/test_64_dsp_r1_shll_s_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shll_s_qh.c => system/ase/dsp/test_64_dsp_r1_shll_s_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shll_s_w.c => system/ase/dsp/test_64_dsp_r1_shll_s_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shllv_ob.c => system/ase/dsp/test_64_dsp_r1_shllv_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shllv_ph.c => system/ase/dsp/test_64_dsp_r1_shllv_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shllv_pw.c => system/ase/dsp/test_64_dsp_r1_shllv_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shllv_qb.c => system/ase/dsp/test_64_dsp_r1_shllv_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shllv_qh.c => system/ase/dsp/test_64_dsp_r1_shllv_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shllv_s_ph.c => system/ase/dsp/test_64_dsp_r1_shllv_s_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shllv_s_pw.c => system/ase/dsp/test_64_dsp_r1_shllv_s_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shllv_s_qh.c => system/ase/dsp/test_64_dsp_r1_shllv_s_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shllv_s_w.c => system/ase/dsp/test_64_dsp_r1_shllv_s_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shra_ob.c => system/ase/dsp/test_64_dsp_r1_shra_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shra_ph.c => system/ase/dsp/test_64_dsp_r1_shra_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shra_pw.c => system/ase/dsp/test_64_dsp_r1_shra_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shra_qh.c => system/ase/dsp/test_64_dsp_r1_shra_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shra_r_ob.c => system/ase/dsp/test_64_dsp_r1_shra_r_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shra_r_ph.c => system/ase/dsp/test_64_dsp_r1_shra_r_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shra_r_pw.c => system/ase/dsp/test_64_dsp_r1_shra_r_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shra_r_qh.c => system/ase/dsp/test_64_dsp_r1_shra_r_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shra_r_w.c => system/ase/dsp/test_64_dsp_r1_shra_r_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrav_ph.c => system/ase/dsp/test_64_dsp_r1_shrav_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrav_pw.c => system/ase/dsp/test_64_dsp_r1_shrav_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrav_qh.c => system/ase/dsp/test_64_dsp_r1_shrav_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrav_r_ph.c => system/ase/dsp/test_64_dsp_r1_shrav_r_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrav_r_pw.c => system/ase/dsp/test_64_dsp_r1_shrav_r_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrav_r_qh.c => system/ase/dsp/test_64_dsp_r1_shrav_r_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrav_r_w.c => system/ase/dsp/test_64_dsp_r1_shrav_r_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrl_ob.c => system/ase/dsp/test_64_dsp_r1_shrl_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrl_qb.c => system/ase/dsp/test_64_dsp_r1_shrl_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrl_qh.c => system/ase/dsp/test_64_dsp_r1_shrl_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrlv_ob.c => system/ase/dsp/test_64_dsp_r1_shrlv_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrlv_qb.c => system/ase/dsp/test_64_dsp_r1_shrlv_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/shrlv_qh.c => system/ase/dsp/test_64_dsp_r1_shrlv_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subq_ph.c => system/ase/dsp/test_64_dsp_r1_subq_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subq_pw.c => system/ase/dsp/test_64_dsp_r1_subq_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subq_qh.c => system/ase/dsp/test_64_dsp_r1_subq_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subq_s_ph.c => system/ase/dsp/test_64_dsp_r1_subq_s_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subq_s_pw.c => system/ase/dsp/test_64_dsp_r1_subq_s_pw.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subq_s_qh.c => system/ase/dsp/test_64_dsp_r1_subq_s_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subq_s_w.c => system/ase/dsp/test_64_dsp_r1_subq_s_w.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subu_ob.c => system/ase/dsp/test_64_dsp_r1_subu_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subu_qb.c => system/ase/dsp/test_64_dsp_r1_subu_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subu_s_ob.c => system/ase/dsp/test_64_dsp_r1_subu_s_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/subu_s_qb.c => system/ase/dsp/test_64_dsp_r1_subu_s_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/wrdsp.c => system/ase/dsp/test_64_dsp_r1_wrdsp.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/absq_s_qb.c => system/ase/dsp/test_64_dsp_r2_absq_s_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/addqh_ph.c => system/ase/dsp/test_64_dsp_r2_addqh_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/addqh_r_ph.c => system/ase/dsp/test_64_dsp_r2_addqh_r_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/addqh_r_w.c => system/ase/dsp/test_64_dsp_r2_addqh_r_w.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/addqh_w.c => system/ase/dsp/test_64_dsp_r2_addqh_w.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/addu_ph.c => system/ase/dsp/test_64_dsp_r2_addu_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/addu_qh.c => system/ase/dsp/test_64_dsp_r2_addu_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/addu_s_ph.c => system/ase/dsp/test_64_dsp_r2_addu_s_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/addu_s_qh.c => system/ase/dsp/test_64_dsp_r2_addu_s_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/adduh_ob.c => system/ase/dsp/test_64_dsp_r2_adduh_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/adduh_qb.c => system/ase/dsp/test_64_dsp_r2_adduh_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/adduh_r_ob.c => system/ase/dsp/test_64_dsp_r2_adduh_r_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/adduh_r_qb.c => system/ase/dsp/test_64_dsp_r2_adduh_r_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/append.c => system/ase/dsp/test_64_dsp_r2_append.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/balign.c => system/ase/dsp/test_64_dsp_r2_balign.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/cmpgdu_eq_ob.c => system/ase/dsp/test_64_dsp_r2_cmpgdu_eq_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/cmpgdu_eq_qb.c => system/ase/dsp/test_64_dsp_r2_cmpgdu_eq_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/cmpgdu_le_ob.c => system/ase/dsp/test_64_dsp_r2_cmpgdu_le_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/cmpgdu_le_qb.c => system/ase/dsp/test_64_dsp_r2_cmpgdu_le_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/cmpgdu_lt_ob.c => system/ase/dsp/test_64_dsp_r2_cmpgdu_lt_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/cmpgdu_lt_qb.c => system/ase/dsp/test_64_dsp_r2_cmpgdu_lt_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dbalign.c => system/ase/dsp/test_64_dsp_r2_dbalign.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dpa_w_ph.c => system/ase/dsp/test_64_dsp_r2_dpa_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dpa_w_qh.c => system/ase/dsp/test_64_dsp_r2_dpa_w_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dpaqx_s_w_ph.c => system/ase/dsp/test_64_dsp_r2_dpaqx_s_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dpaqx_sa_w_ph.c => system/ase/dsp/test_64_dsp_r2_dpaqx_sa_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dpax_w_ph.c => system/ase/dsp/test_64_dsp_r2_dpax_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dps_w_ph.c => system/ase/dsp/test_64_dsp_r2_dps_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dps_w_qh.c => system/ase/dsp/test_64_dsp_r2_dps_w_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dpsqx_s_w_ph.c => system/ase/dsp/test_64_dsp_r2_dpsqx_s_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dpsqx_sa_w_ph.c => system/ase/dsp/test_64_dsp_r2_dpsqx_sa_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/dpsx_w_ph.c => system/ase/dsp/test_64_dsp_r2_dpsx_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/mul_ph.c => system/ase/dsp/test_64_dsp_r2_mul_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/mul_s_ph.c => system/ase/dsp/test_64_dsp_r2_mul_s_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/mulq_rs_w.c => system/ase/dsp/test_64_dsp_r2_mulq_rs_w.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/mulq_s_ph.c => system/ase/dsp/test_64_dsp_r2_mulq_s_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/mulq_s_w.c => system/ase/dsp/test_64_dsp_r2_mulq_s_w.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/mulsa_w_ph.c => system/ase/dsp/test_64_dsp_r2_mulsa_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/mulsaq_s_w_ph.c => system/ase/dsp/test_64_dsp_r2_mulsaq_s_w_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/precr_qb_ph.c => system/ase/dsp/test_64_dsp_r2_precr_qb_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/precr_sra_ph_w.c => system/ase/dsp/test_64_dsp_r2_precr_sra_ph_w.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/precr_sra_r_ph_w.c => system/ase/dsp/test_64_dsp_r2_precr_sra_r_ph_w.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/prepend.c => system/ase/dsp/test_64_dsp_r2_prepend.c} (100%)
 rename tests/tcg/mips/{mips64-dsp/printf.c => system/ase/dsp/test_64_dsp_r2_printf.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/shra_qb.c => system/ase/dsp/test_64_dsp_r2_shra_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/shra_r_qb.c => system/ase/dsp/test_64_dsp_r2_shra_r_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/shrav_ob.c => system/ase/dsp/test_64_dsp_r2_shrav_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/shrav_qb.c => system/ase/dsp/test_64_dsp_r2_shrav_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/shrav_r_ob.c => system/ase/dsp/test_64_dsp_r2_shrav_r_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/shrav_r_qb.c => system/ase/dsp/test_64_dsp_r2_shrav_r_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/shrl_ph.c => system/ase/dsp/test_64_dsp_r2_shrl_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/shrlv_ph.c => system/ase/dsp/test_64_dsp_r2_shrlv_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subqh_ph.c => system/ase/dsp/test_64_dsp_r2_subqh_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subqh_r_ph.c => system/ase/dsp/test_64_dsp_r2_subqh_r_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subqh_r_w.c => system/ase/dsp/test_64_dsp_r2_subqh_r_w.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subqh_w.c => system/ase/dsp/test_64_dsp_r2_subqh_w.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subu_ph.c => system/ase/dsp/test_64_dsp_r2_subu_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subu_qh.c => system/ase/dsp/test_64_dsp_r2_subu_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subu_s_ph.c => system/ase/dsp/test_64_dsp_r2_subu_s_ph.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subu_s_qh.c => system/ase/dsp/test_64_dsp_r2_subu_s_qh.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subuh_ob.c => system/ase/dsp/test_64_dsp_r2_subuh_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subuh_qb.c => system/ase/dsp/test_64_dsp_r2_subuh_qb.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subuh_r_ob.c => system/ase/dsp/test_64_dsp_r2_subuh_r_ob.c} (100%)
 rename tests/tcg/mips/{mips64-dspr2/subuh_r_qb.c => system/ase/dsp/test_64_dsp_r2_subuh_r_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/absq_s_ph.c => user/ase/dsp/test_32_dsp_r1_absq_s_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/absq_s_w.c => user/ase/dsp/test_32_dsp_r1_absq_s_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/addq_ph.c => user/ase/dsp/test_32_dsp_r1_addq_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/addq_s_ph.c => user/ase/dsp/test_32_dsp_r1_addq_s_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/addq_s_w.c => user/ase/dsp/test_32_dsp_r1_addq_s_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/addsc.c => user/ase/dsp/test_32_dsp_r1_addsc.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/addu_qb.c => user/ase/dsp/test_32_dsp_r1_addu_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/addu_s_qb.c => user/ase/dsp/test_32_dsp_r1_addu_s_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/addwc.c => user/ase/dsp/test_32_dsp_r1_addwc.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/bitrev.c => user/ase/dsp/test_32_dsp_r1_bitrev.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/bposge32.c => user/ase/dsp/test_32_dsp_r1_bposge32.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/cmp_eq_ph.c => user/ase/dsp/test_32_dsp_r1_cmp_eq_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/cmp_le_ph.c => user/ase/dsp/test_32_dsp_r1_cmp_le_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/cmp_lt_ph.c => user/ase/dsp/test_32_dsp_r1_cmp_lt_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/cmpgu_eq_qb.c => user/ase/dsp/test_32_dsp_r1_cmpgu_eq_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/cmpgu_le_qb.c => user/ase/dsp/test_32_dsp_r1_cmpgu_le_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/cmpgu_lt_qb.c => user/ase/dsp/test_32_dsp_r1_cmpgu_lt_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/cmpu_eq_qb.c => user/ase/dsp/test_32_dsp_r1_cmpu_eq_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/cmpu_le_qb.c => user/ase/dsp/test_32_dsp_r1_cmpu_le_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/cmpu_lt_qb.c => user/ase/dsp/test_32_dsp_r1_cmpu_lt_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/dpaq_s_w_ph.c => user/ase/dsp/test_32_dsp_r1_dpaq_s_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/dpaq_sa_l_w.c => user/ase/dsp/test_32_dsp_r1_dpaq_sa_l_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/dpau_h_qbl.c => user/ase/dsp/test_32_dsp_r1_dpau_h_qbl.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/dpau_h_qbr.c => user/ase/dsp/test_32_dsp_r1_dpau_h_qbr.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/dpsq_s_w_ph.c => user/ase/dsp/test_32_dsp_r1_dpsq_s_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/dpsq_sa_l_w.c => user/ase/dsp/test_32_dsp_r1_dpsq_sa_l_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/dpsu_h_qbl.c => user/ase/dsp/test_32_dsp_r1_dpsu_h_qbl.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/dpsu_h_qbr.c => user/ase/dsp/test_32_dsp_r1_dpsu_h_qbr.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extp.c => user/ase/dsp/test_32_dsp_r1_extp.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extpdp.c => user/ase/dsp/test_32_dsp_r1_extpdp.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extpdpv.c => user/ase/dsp/test_32_dsp_r1_extpdpv.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extpv.c => user/ase/dsp/test_32_dsp_r1_extpv.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extr_r_w.c => user/ase/dsp/test_32_dsp_r1_extr_r_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extr_rs_w.c => user/ase/dsp/test_32_dsp_r1_extr_rs_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extr_s_h.c => user/ase/dsp/test_32_dsp_r1_extr_s_h.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extr_w.c => user/ase/dsp/test_32_dsp_r1_extr_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extrv_r_w.c => user/ase/dsp/test_32_dsp_r1_extrv_r_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extrv_rs_w.c => user/ase/dsp/test_32_dsp_r1_extrv_rs_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extrv_s_h.c => user/ase/dsp/test_32_dsp_r1_extrv_s_h.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/extrv_w.c => user/ase/dsp/test_32_dsp_r1_extrv_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/insv.c => user/ase/dsp/test_32_dsp_r1_insv.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/lbux.c => user/ase/dsp/test_32_dsp_r1_lbux.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/lhx.c => user/ase/dsp/test_32_dsp_r1_lhx.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/lwx.c => user/ase/dsp/test_32_dsp_r1_lwx.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/maddu.c => user/ase/dsp/test_32_dsp_r1_madd.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/madd.c => user/ase/dsp/test_32_dsp_r1_maddu.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/main.c => user/ase/dsp/test_32_dsp_r1_main.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/maq_s_w_phl.c => user/ase/dsp/test_32_dsp_r1_maq_s_w_phl.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/maq_s_w_phr.c => user/ase/dsp/test_32_dsp_r1_maq_s_w_phr.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/maq_sa_w_phl.c => user/ase/dsp/test_32_dsp_r1_maq_sa_w_phl.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/maq_sa_w_phr.c => user/ase/dsp/test_32_dsp_r1_maq_sa_w_phr.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/mthi.c => user/ase/dsp/test_32_dsp_r1_mfhi.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/mtlo.c => user/ase/dsp/test_32_dsp_r1_mflo.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/modsub.c => user/ase/dsp/test_32_dsp_r1_modsub.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/msub.c => user/ase/dsp/test_32_dsp_r1_msub.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/msubu.c => user/ase/dsp/test_32_dsp_r1_msubu.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/mfhi.c => user/ase/dsp/test_32_dsp_r1_mthi.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/mthlip.c => user/ase/dsp/test_32_dsp_r1_mthlip.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/mflo.c => user/ase/dsp/test_32_dsp_r1_mtlo.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/muleq_s_w_phl.c => user/ase/dsp/test_32_dsp_r1_muleq_s_w_phl.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/muleq_s_w_phr.c => user/ase/dsp/test_32_dsp_r1_muleq_s_w_phr.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/muleu_s_ph_qbl.c => user/ase/dsp/test_32_dsp_r1_muleu_s_ph_qbl.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/muleu_s_ph_qbr.c => user/ase/dsp/test_32_dsp_r1_muleu_s_ph_qbr.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/mulq_rs_ph.c => user/ase/dsp/test_32_dsp_r1_mulq_rs_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/mult.c => user/ase/dsp/test_32_dsp_r1_mult.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/multu.c => user/ase/dsp/test_32_dsp_r1_multu.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/packrl_ph.c => user/ase/dsp/test_32_dsp_r1_packrl_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/pick_ph.c => user/ase/dsp/test_32_dsp_r1_pick_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/pick_qb.c => user/ase/dsp/test_32_dsp_r1_pick_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/preceq_w_phl.c => user/ase/dsp/test_32_dsp_r1_preceq_w_phl.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/preceq_w_phr.c => user/ase/dsp/test_32_dsp_r1_preceq_w_phr.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/precequ_ph_qbl.c => user/ase/dsp/test_32_dsp_r1_precequ_ph_qbl.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/precequ_ph_qbla.c => user/ase/dsp/test_32_dsp_r1_precequ_ph_qbla.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/precequ_ph_qbr.c => user/ase/dsp/test_32_dsp_r1_precequ_ph_qbr.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/precequ_ph_qbra.c => user/ase/dsp/test_32_dsp_r1_precequ_ph_qbra.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/preceu_ph_qbl.c => user/ase/dsp/test_32_dsp_r1_preceu_ph_qbl.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/preceu_ph_qbla.c => user/ase/dsp/test_32_dsp_r1_preceu_ph_qbla.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/preceu_ph_qbr.c => user/ase/dsp/test_32_dsp_r1_preceu_ph_qbr.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/preceu_ph_qbra.c => user/ase/dsp/test_32_dsp_r1_preceu_ph_qbra.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/precrq_ph_w.c => user/ase/dsp/test_32_dsp_r1_precrq_ph_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/precrq_qb_ph.c => user/ase/dsp/test_32_dsp_r1_precrq_qb_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/precrq_rs_ph_w.c => user/ase/dsp/test_32_dsp_r1_precrq_rs_ph_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/precrqu_s_qb_ph.c => user/ase/dsp/test_32_dsp_r1_precrqu_s_qb_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/raddu_w_qb.c => user/ase/dsp/test_32_dsp_r1_raddu_w_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/rddsp.c => user/ase/dsp/test_32_dsp_r1_rddsp.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/repl_ph.c => user/ase/dsp/test_32_dsp_r1_repl_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/repl_qb.c => user/ase/dsp/test_32_dsp_r1_repl_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/replv_ph.c => user/ase/dsp/test_32_dsp_r1_replv_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/replv_qb.c => user/ase/dsp/test_32_dsp_r1_replv_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shilo.c => user/ase/dsp/test_32_dsp_r1_shilo.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shilov.c => user/ase/dsp/test_32_dsp_r1_shilov.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shll_ph.c => user/ase/dsp/test_32_dsp_r1_shll_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shll_qb.c => user/ase/dsp/test_32_dsp_r1_shll_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shll_s_ph.c => user/ase/dsp/test_32_dsp_r1_shll_s_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shll_s_w.c => user/ase/dsp/test_32_dsp_r1_shll_s_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shllv_ph.c => user/ase/dsp/test_32_dsp_r1_shllv_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shllv_qb.c => user/ase/dsp/test_32_dsp_r1_shllv_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shllv_s_ph.c => user/ase/dsp/test_32_dsp_r1_shllv_s_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shllv_s_w.c => user/ase/dsp/test_32_dsp_r1_shllv_s_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shra_ph.c => user/ase/dsp/test_32_dsp_r1_shra_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shra_r_ph.c => user/ase/dsp/test_32_dsp_r1_shra_r_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shra_r_w.c => user/ase/dsp/test_32_dsp_r1_shra_r_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shrav_ph.c => user/ase/dsp/test_32_dsp_r1_shrav_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shrav_r_ph.c => user/ase/dsp/test_32_dsp_r1_shrav_r_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shrav_r_w.c => user/ase/dsp/test_32_dsp_r1_shrav_r_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shrl_qb.c => user/ase/dsp/test_32_dsp_r1_shrl_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/shrlv_qb.c => user/ase/dsp/test_32_dsp_r1_shrlv_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/subq_ph.c => user/ase/dsp/test_32_dsp_r1_subq_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/subq_s_ph.c => user/ase/dsp/test_32_dsp_r1_subq_s_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/subq_s_w.c => user/ase/dsp/test_32_dsp_r1_subq_s_w.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/subu_qb.c => user/ase/dsp/test_32_dsp_r1_subu_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/subu_s_qb.c => user/ase/dsp/test_32_dsp_r1_subu_s_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dsp/wrdsp.c => user/ase/dsp/test_32_dsp_r1_wrdsp.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/absq_s_qb.c => user/ase/dsp/test_32_dsp_r2_absq_s_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/addqh_ph.c => user/ase/dsp/test_32_dsp_r2_addqh_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/addqh_r_ph.c => user/ase/dsp/test_32_dsp_r2_addqh_r_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/addqh_r_w.c => user/ase/dsp/test_32_dsp_r2_addqh_r_w.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/addqh_w.c => user/ase/dsp/test_32_dsp_r2_addqh_w.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/addu_ph.c => user/ase/dsp/test_32_dsp_r2_addu_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/addu_s_ph.c => user/ase/dsp/test_32_dsp_r2_addu_s_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/adduh_qb.c => user/ase/dsp/test_32_dsp_r2_adduh_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/adduh_r_qb.c => user/ase/dsp/test_32_dsp_r2_adduh_r_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/append.c => user/ase/dsp/test_32_dsp_r2_append.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/balign.c => user/ase/dsp/test_32_dsp_r2_balign.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/cmpgdu_eq_qb.c => user/ase/dsp/test_32_dsp_r2_cmpgdu_eq_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/cmpgdu_le_qb.c => user/ase/dsp/test_32_dsp_r2_cmpgdu_le_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/cmpgdu_lt_qb.c => user/ase/dsp/test_32_dsp_r2_cmpgdu_lt_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/dpa_w_ph.c => user/ase/dsp/test_32_dsp_r2_dpa_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/dpaqx_s_w_ph.c => user/ase/dsp/test_32_dsp_r2_dpaqx_s_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/dpaqx_sa_w_ph.c => user/ase/dsp/test_32_dsp_r2_dpaqx_sa_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/dpax_w_ph.c => user/ase/dsp/test_32_dsp_r2_dpax_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/dps_w_ph.c => user/ase/dsp/test_32_dsp_r2_dps_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/dpsqx_s_w_ph.c => user/ase/dsp/test_32_dsp_r2_dpsqx_s_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/dpsqx_sa_w_ph.c => user/ase/dsp/test_32_dsp_r2_dpsqx_sa_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/dpsx_w_ph.c => user/ase/dsp/test_32_dsp_r2_dpsx_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/mul_ph.c => user/ase/dsp/test_32_dsp_r2_mul_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/mul_s_ph.c => user/ase/dsp/test_32_dsp_r2_mul_s_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/mulq_rs_w.c => user/ase/dsp/test_32_dsp_r2_mulq_rs_w.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/mulq_s_ph.c => user/ase/dsp/test_32_dsp_r2_mulq_s_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/mulq_s_w.c => user/ase/dsp/test_32_dsp_r2_mulq_s_w.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/mulsa_w_ph.c => user/ase/dsp/test_32_dsp_r2_mulsa_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/mulsaq_s_w_ph.c => user/ase/dsp/test_32_dsp_r2_mulsaq_s_w_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/precr_qb_ph.c => user/ase/dsp/test_32_dsp_r2_precr_qb_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/precr_sra_ph_w.c => user/ase/dsp/test_32_dsp_r2_precr_sra_ph_w.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/precr_sra_r_ph_w.c => user/ase/dsp/test_32_dsp_r2_precr_sra_r_ph_w.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/prepend.c => user/ase/dsp/test_32_dsp_r2_prepend.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/shra_qb.c => user/ase/dsp/test_32_dsp_r2_shra_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/shra_r_qb.c => user/ase/dsp/test_32_dsp_r2_shra_r_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/shrav_qb.c => user/ase/dsp/test_32_dsp_r2_shrav_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/shrav_r_qb.c => user/ase/dsp/test_32_dsp_r2_shrav_r_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/shrl_ph.c => user/ase/dsp/test_32_dsp_r2_shrl_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/shrlv_ph.c => user/ase/dsp/test_32_dsp_r2_shrlv_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/subqh_ph.c => user/ase/dsp/test_32_dsp_r2_subqh_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/subqh_r_ph.c => user/ase/dsp/test_32_dsp_r2_subqh_r_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/subqh_r_w.c => user/ase/dsp/test_32_dsp_r2_subqh_r_w.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/subqh_w.c => user/ase/dsp/test_32_dsp_r2_subqh_w.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/subu_ph.c => user/ase/dsp/test_32_dsp_r2_subu_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/subu_s_ph.c => user/ase/dsp/test_32_dsp_r2_subu_s_ph.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/subuh_qb.c => user/ase/dsp/test_32_dsp_r2_subuh_qb.c} (100%)
 rename tests/tcg/mips/{mips32-dspr2/subuh_r_qb.c => user/ase/dsp/test_32_dsp_r2_subuh_r_qb.c} (100%)
 rename tests/tcg/mips/{mipsr5900/div1.c => user/isa/r5900/test_r5900_div1.c} (100%)
 rename tests/tcg/mips/{mipsr5900/divu1.c => user/isa/r5900/test_r5900_divu1.c} (100%)
 rename tests/tcg/mips/{mipsr5900/madd.c => user/isa/r5900/test_r5900_madd.c} (100%)
 rename tests/tcg/mips/{mipsr5900/maddu.c => user/isa/r5900/test_r5900_maddu.c} (100%)
 rename tests/tcg/mips/{mipsr5900/mflohi1.c => user/isa/r5900/test_r5900_mflohi1.c} (100%)
 rename tests/tcg/mips/{mipsr5900/mtlohi1.c => user/isa/r5900/test_r5900_mtlohi1.c} (100%)
 rename tests/tcg/mips/{mipsr5900/mult.c => user/isa/r5900/test_r5900_mult.c} (100%)
 rename tests/tcg/mips/{mipsr5900/multu.c => user/isa/r5900/test_r5900_multu.c} (100%)

-- 
2.7.4

^ permalink raw reply	[flat|nested] 6+ messages in thread

end of thread, other threads:[~2021-05-29 12:37 UTC | newest]

Thread overview: 6+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2019-01-04 17:10 [Qemu-devel] [PATCH v3 0/2] tests: Reorganize MIPS TCG directories and files Aleksandar Markovic
2019-01-04 17:10 ` [Qemu-devel] [PATCH v3 1/2] tests: tcg: mips: Move source files to new location Aleksandar Markovic
2019-01-07 11:21   ` Alex Bennée
2019-01-04 17:10 ` [Qemu-devel] [PATCH v3 2/2] tests: tcg: mips: Remove old directories after moving source files Aleksandar Markovic
2019-01-07 11:22   ` Alex Bennée
2021-05-29 12:36     ` Philippe Mathieu-Daudé

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).