From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:60199) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Uxcu8-00089W-74 for qemu-devel@nongnu.org; Fri, 12 Jul 2013 08:56:57 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1Uxcu6-0007pn-S7 for qemu-devel@nongnu.org; Fri, 12 Jul 2013 08:56:56 -0400 Received: from mail-oa0-f49.google.com ([209.85.219.49]:57340) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Uxcu6-0007ph-Nm for qemu-devel@nongnu.org; Fri, 12 Jul 2013 08:56:54 -0400 Received: by mail-oa0-f49.google.com with SMTP id n9so12781239oag.8 for ; Fri, 12 Jul 2013 05:56:53 -0700 (PDT) From: Anthony Liguori In-Reply-To: References: <51C75FA6.6080903@reactos.org> <51C7E21A.9090005@web.de> <8A36D64D-0625-49E1-9E59-391DAEEBD1FC@suse.de> Date: Fri, 12 Jul 2013 07:56:42 -0500 Message-ID: <87ppuoc4xh.fsf@codemonkey.ws> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Subject: Re: [Qemu-devel] [PATCH v3 11/14] ioport: Switch dispatching to memory core layer List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Alexander Graf , Jan Kiszka Cc: Paolo Bonzini , Liu Ping Fan , =?utf-8?Q?Herv=C3=A9?= Poussineau , qemu-devel , Andreas =?utf-8?Q?F=C3=A4rber?= Alexander Graf writes: > On 11.07.2013, at 14:29, Alexander Graf wrote: > >> This patch breaks VGA on PPC as it is in master today. > > If I don't mark portio as little endian it works as expected. There's > probably someone swapping things twice. This is the correct fix. Can you please send a patch? I/O dispatch functions take a native endian argument and when cpu_{in,out][bwl] is called it's passed a native endian argument. There is no need to ever byte swap. The ISA bus is going to have data pins numbered D0..D15. There is no concept of endianness. D0 is the LSB. How the CPU stores bytes in memory is orthogonal to what is happening on the bus. Regards, Anthony Liguori > > > Alex