From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.1 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 686D5C33CB1 for ; Sat, 18 Jan 2020 15:26:03 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 245D92467C for ; Sat, 18 Jan 2020 15:26:03 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="RfW9hudq" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 245D92467C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=redhat.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Received: from localhost ([::1]:41616 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1ispz8-0001V4-BS for qemu-devel@archiver.kernel.org; Sat, 18 Jan 2020 10:26:02 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:55349) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1ispyQ-0000rG-9P for qemu-devel@nongnu.org; Sat, 18 Jan 2020 10:25:20 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1ispyN-0007aE-PY for qemu-devel@nongnu.org; Sat, 18 Jan 2020 10:25:18 -0500 Received: from us-smtp-1.mimecast.com ([207.211.31.81]:22914 helo=us-smtp-delivery-1.mimecast.com) by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32) (Exim 4.71) (envelope-from ) id 1ispyN-0007Zo-JF for qemu-devel@nongnu.org; Sat, 18 Jan 2020 10:25:15 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1579361115; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=V47zHi1wVXiH85aBqVWsGx+pVY2MDFlRIZ2A7+b+1Sw=; b=RfW9hudqgRkIG4pTFwAi6oNI8WAlxh/soz6cqF7tuXyBixr7iIWJ5QG3cefJrGaAAI0HDX fvdSdA2knZJvUf09rQeu97xjRHL/oqOfIIto1rp3W3fVlIEo8TVxyMHZCLHs3On9HTnxxF EAYRGOGWSrsErKixC2NEzSiJX/Nk+F4= Received: from mail-wr1-f71.google.com (mail-wr1-f71.google.com [209.85.221.71]) (Using TLS) by relay.mimecast.com with ESMTP id us-mta-263-d2pmOmFJMISNZMGauQsX6Q-1; Sat, 18 Jan 2020 10:25:11 -0500 Received: by mail-wr1-f71.google.com with SMTP id f15so11946803wrr.2 for ; Sat, 18 Jan 2020 07:25:11 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=V47zHi1wVXiH85aBqVWsGx+pVY2MDFlRIZ2A7+b+1Sw=; b=sAbTJCEoUG6Q/l3deaB36cpp9Eh9U9eY8qXo/uBakYV2zlVeB8m3LzkGQGIcV0Pwdn lfLqcOB47Se6dp94y5pMXcegsN0KQ0lDiMuNj0x8t3rwoFQPdYObzaoggPKT6P42Gjw0 V2nGJGTXZ1F30Zt/QSPjiVl4xiRoBlLjHxO18G5SV7DLk9UmXSm/GRa65s0csGWDTdHA JKrwm0VfGny2T5WSI1GTx19j6bYJXtqFw0ePaO87IcGMeWi4fxSWcQJ/+jHlkFXYRqqP K9An0i/DUi/S1Tf4CsaKBluxd1I346fUYs22zZJbtpMgecG2aYkTwobzXjZ+dO1zJiM4 Fn0A== X-Gm-Message-State: APjAAAX+jaBWFt2bcwYfyI9tt5qQ/y+79mD3AqlScLIcrD76AAHtXdgU XXF/7ouM0fuxQ2Wq2QjylNH4q3jDooUhaHAgxc29t0XBWJjokdjJJE4nVR65PXBRpKCCqX8pNrV n4LFqLtIwPnw2idU= X-Received: by 2002:adf:ea8a:: with SMTP id s10mr8546943wrm.278.1579361110513; Sat, 18 Jan 2020 07:25:10 -0800 (PST) X-Google-Smtp-Source: APXvYqy6pggV4sstf3pVxyXai17xpDrJpSEHWImcYa88tkLwlyhwmxfO0zL6OFTY2o/OVYZkvle0rw== X-Received: by 2002:adf:ea8a:: with SMTP id s10mr8546917wrm.278.1579361110153; Sat, 18 Jan 2020 07:25:10 -0800 (PST) Received: from [192.168.1.35] (113.red-83-57-172.dynamicip.rima-tde.net. [83.57.172.113]) by smtp.gmail.com with ESMTPSA id k82sm15034715wmf.10.2020.01.18.07.25.08 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sat, 18 Jan 2020 07:25:09 -0800 (PST) Subject: Re: [PATCH v3 07/17] hw/arm/allwinner: add Security Identifier device To: Niek Linnenbank , qemu-devel@nongnu.org, Corey Minyard References: <20200108200020.4745-1-nieklinnenbank@gmail.com> <20200108200020.4745-8-nieklinnenbank@gmail.com> From: =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= Message-ID: <8be03fbb-74f2-e688-76b1-ab504f25f8e4@redhat.com> Date: Sat, 18 Jan 2020 16:25:08 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.2.2 MIME-Version: 1.0 In-Reply-To: <20200108200020.4745-8-nieklinnenbank@gmail.com> Content-Language: en-US X-MC-Unique: d2pmOmFJMISNZMGauQsX6Q-1 X-Mimecast-Spam-Score: 0 X-Mimecast-Originator: redhat.com Content-Type: text/plain; charset=windows-1252; format=flowed Content-Transfer-Encoding: 7bit X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 207.211.31.81 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Yury Kotov , peter.maydell@linaro.org, qemu-arm@nongnu.org, "Dr. David Alan Gilbert" Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" Cc'ing Corey/David for good advices about using UUID. On 1/8/20 9:00 PM, Niek Linnenbank wrote: > The Security Identifier device found in various Allwinner System on Chip > designs gives applications a per-board unique identifier. This commit > adds support for the Allwinner Security Identifier using a 128-bit > UUID value as input. > > Signed-off-by: Niek Linnenbank > --- > include/hw/arm/allwinner-h3.h | 3 + > include/hw/misc/allwinner-sid.h | 61 ++++++++++++ > hw/arm/allwinner-h3.c | 11 ++- > hw/arm/orangepi.c | 4 + > hw/misc/allwinner-sid.c | 170 ++++++++++++++++++++++++++++++++ > hw/misc/Makefile.objs | 1 + > hw/misc/trace-events | 4 + > 7 files changed, 253 insertions(+), 1 deletion(-) > create mode 100644 include/hw/misc/allwinner-sid.h > create mode 100644 hw/misc/allwinner-sid.c > > diff --git a/include/hw/arm/allwinner-h3.h b/include/hw/arm/allwinner-h3.h > index 5a25a92eae..9ed365507c 100644 > --- a/include/hw/arm/allwinner-h3.h > +++ b/include/hw/arm/allwinner-h3.h > @@ -46,6 +46,7 @@ > #include "hw/misc/allwinner-h3-ccu.h" > #include "hw/misc/allwinner-cpucfg.h" > #include "hw/misc/allwinner-h3-sysctrl.h" > +#include "hw/misc/allwinner-sid.h" > #include "target/arm/cpu.h" > > /** > @@ -63,6 +64,7 @@ enum { > AW_H3_SRAM_A2, > AW_H3_SRAM_C, > AW_H3_SYSCTRL, > + AW_H3_SID, > AW_H3_EHCI0, > AW_H3_OHCI0, > AW_H3_EHCI1, > @@ -115,6 +117,7 @@ typedef struct AwH3State { > AwH3ClockCtlState ccu; > AwCpuCfgState cpucfg; > AwH3SysCtrlState sysctrl; > + AwSidState sid; > GICState gic; > MemoryRegion sram_a1; > MemoryRegion sram_a2; > diff --git a/include/hw/misc/allwinner-sid.h b/include/hw/misc/allwinner-sid.h > new file mode 100644 > index 0000000000..41189967e2 > --- /dev/null > +++ b/include/hw/misc/allwinner-sid.h > @@ -0,0 +1,61 @@ > +/* > + * Allwinner Security ID emulation > + * > + * Copyright (C) 2019 Niek Linnenbank > + * > + * This program is free software: you can redistribute it and/or modify > + * it under the terms of the GNU General Public License as published by > + * the Free Software Foundation, either version 2 of the License, or > + * (at your option) any later version. > + * > + * This program is distributed in the hope that it will be useful, > + * but WITHOUT ANY WARRANTY; without even the implied warranty of > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the > + * GNU General Public License for more details. > + * > + * You should have received a copy of the GNU General Public License > + * along with this program. If not, see . > + */ > + > +#ifndef HW_MISC_ALLWINNER_SID_H > +#define HW_MISC_ALLWINNER_SID_H > + > +#include "qemu/osdep.h" > +#include "qom/object.h" > +#include "hw/sysbus.h" > +#include "qemu/uuid.h" > + > +/** > + * Object model > + * @{ > + */ > + > +#define TYPE_AW_SID "allwinner-sid" > +#define AW_SID(obj) \ > + OBJECT_CHECK(AwSidState, (obj), TYPE_AW_SID) > + > +/** @} */ > + > +/** > + * Allwinner Security ID object instance state > + */ > +typedef struct AwSidState { > + /*< private >*/ > + SysBusDevice parent_obj; > + /*< public >*/ > + > + /** Maps I/O registers in physical memory */ > + MemoryRegion iomem; > + > + /** Control register defines how and what to read */ > + uint32_t control; > + > + /** RdKey register contains the data retrieved by the device */ > + uint32_t rdkey; > + > + /** Stores the emulated device identifier */ > + QemuUUID identifier; > + > +} AwSidState; > + > +#endif /* HW_MISC_ALLWINNER_SID_H */ > diff --git a/hw/arm/allwinner-h3.c b/hw/arm/allwinner-h3.c > index e9ad6d23df..af7317e86a 100644 > --- a/hw/arm/allwinner-h3.c > +++ b/hw/arm/allwinner-h3.c > @@ -36,6 +36,7 @@ const hwaddr allwinner_h3_memmap[] = { > [AW_H3_SRAM_A2] = 0x00044000, > [AW_H3_SRAM_C] = 0x00010000, > [AW_H3_SYSCTRL] = 0x01c00000, > + [AW_H3_SID] = 0x01c14000, > [AW_H3_EHCI0] = 0x01c1a000, > [AW_H3_OHCI0] = 0x01c1a400, > [AW_H3_EHCI1] = 0x01c1b000, > @@ -76,7 +77,6 @@ struct AwH3Unimplemented { > { "mmc0", 0x01c0f000, 4 * KiB }, > { "mmc1", 0x01c10000, 4 * KiB }, > { "mmc2", 0x01c11000, 4 * KiB }, > - { "sid", 0x01c14000, 1 * KiB }, > { "crypto", 0x01c15000, 4 * KiB }, > { "msgbox", 0x01c17000, 4 * KiB }, > { "spinlock", 0x01c18000, 4 * KiB }, > @@ -196,6 +196,11 @@ static void allwinner_h3_init(Object *obj) > > sysbus_init_child_obj(obj, "cpucfg", &s->cpucfg, sizeof(s->cpucfg), > TYPE_AW_CPUCFG); > + > + sysbus_init_child_obj(obj, "sid", &s->sid, sizeof(s->sid), > + TYPE_AW_SID); > + object_property_add_alias(obj, "identifier", OBJECT(&s->sid), > + "identifier", &error_abort); > } > > static void allwinner_h3_realize(DeviceState *dev, Error **errp) > @@ -316,6 +321,10 @@ static void allwinner_h3_realize(DeviceState *dev, Error **errp) > qdev_init_nofail(DEVICE(&s->cpucfg)); > sysbus_mmio_map(SYS_BUS_DEVICE(&s->cpucfg), 0, s->memmap[AW_H3_CPUCFG]); > > + /* Security Identifier */ > + qdev_init_nofail(DEVICE(&s->sid)); > + sysbus_mmio_map(SYS_BUS_DEVICE(&s->sid), 0, s->memmap[AW_H3_SID]); > + > /* Universal Serial Bus */ > sysbus_create_simple(TYPE_AW_H3_EHCI, s->memmap[AW_H3_EHCI0], > qdev_get_gpio_in(DEVICE(&s->gic), > diff --git a/hw/arm/orangepi.c b/hw/arm/orangepi.c > index 051184f14f..a7f870c88b 100644 > --- a/hw/arm/orangepi.c > +++ b/hw/arm/orangepi.c > @@ -54,6 +54,10 @@ static void orangepi_init(MachineState *machine) > object_property_set_int(OBJECT(s->h3), 24000000, "clk1-freq", > &error_abort); > > + /* Setup SID properties */ > + qdev_prop_set_string(DEVICE(s->h3), "identifier", > + "8100c002-0001-0002-0003-000044556677"); > + > /* Mark H3 object realized */ > object_property_set_bool(OBJECT(s->h3), true, "realized", &error_abort); > > diff --git a/hw/misc/allwinner-sid.c b/hw/misc/allwinner-sid.c > new file mode 100644 > index 0000000000..954de935bc > --- /dev/null > +++ b/hw/misc/allwinner-sid.c > @@ -0,0 +1,170 @@ > +/* > + * Allwinner Security ID emulation > + * > + * Copyright (C) 2019 Niek Linnenbank > + * > + * This program is free software: you can redistribute it and/or modify > + * it under the terms of the GNU General Public License as published by > + * the Free Software Foundation, either version 2 of the License, or > + * (at your option) any later version. > + * > + * This program is distributed in the hope that it will be useful, > + * but WITHOUT ANY WARRANTY; without even the implied warranty of > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the > + * GNU General Public License for more details. > + * > + * You should have received a copy of the GNU General Public License > + * along with this program. If not, see . > + */ > + > +#include "qemu/osdep.h" > +#include "qemu/units.h" > +#include "hw/sysbus.h" > +#include "migration/vmstate.h" > +#include "qemu/log.h" > +#include "qemu/module.h" > +#include "qemu/guest-random.h" > +#include "qapi/error.h" > +#include "hw/qdev-properties.h" > +#include "hw/misc/allwinner-sid.h" > +#include "trace.h" > + > +/* SID register offsets */ > +enum { > + REG_PRCTL = 0x40, /* Control */ > + REG_RDKEY = 0x60, /* Read Key */ > +}; > + > +/* SID register flags */ > +enum { > + REG_PRCTL_WRITE = 0x0002, /* Unknown write flag */ > + REG_PRCTL_OP_LOCK = 0xAC00, /* Lock operation */ > +}; > + > +static uint64_t allwinner_sid_read(void *opaque, hwaddr offset, > + unsigned size) > +{ > + const AwSidState *s = AW_SID(opaque); > + uint64_t val = 0; > + > + switch (offset) { > + case REG_PRCTL: /* Control */ > + val = s->control; > + break; > + case REG_RDKEY: /* Read Key */ > + val = s->rdkey; > + break; > + default: > + qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", > + __func__, (uint32_t)offset); > + return 0; > + } > + > + trace_allwinner_sid_read(offset, val, size); > + > + return val; > +} > + > +static void allwinner_sid_write(void *opaque, hwaddr offset, > + uint64_t val, unsigned size) > +{ > + AwSidState *s = AW_SID(opaque); > + > + trace_allwinner_sid_write(offset, val, size); > + > + switch (offset) { > + case REG_PRCTL: /* Control */ > + s->control = val; > + > + if ((s->control & REG_PRCTL_OP_LOCK) && > + (s->control & REG_PRCTL_WRITE)) { > + uint32_t id = s->control >> 16; > + > + if (id < sizeof(QemuUUID)) { > + s->rdkey = (s->identifier.data[id]) | > + (s->identifier.data[id + 1] << 8) | > + (s->identifier.data[id + 2] << 16) | > + (s->identifier.data[id + 3] << 24); > + } > + } > + s->control &= ~REG_PRCTL_WRITE; > + break; > + case REG_RDKEY: /* Read Key */ > + break; > + default: > + qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", > + __func__, (uint32_t)offset); > + break; > + } > +} > + > +static const MemoryRegionOps allwinner_sid_ops = { > + .read = allwinner_sid_read, > + .write = allwinner_sid_write, > + .endianness = DEVICE_NATIVE_ENDIAN, > + .valid = { > + .min_access_size = 4, > + .max_access_size = 4, > + }, > + .impl.min_access_size = 4, > +}; > + > +static void allwinner_sid_reset(DeviceState *dev) > +{ > + AwSidState *s = AW_SID(dev); > + > + /* Set default values for registers */ > + s->control = 0; > + s->rdkey = 0; > +} > + > +static void allwinner_sid_init(Object *obj) > +{ > + SysBusDevice *sbd = SYS_BUS_DEVICE(obj); > + AwSidState *s = AW_SID(obj); > + > + /* Memory mapping */ > + memory_region_init_io(&s->iomem, OBJECT(s), &allwinner_sid_ops, s, > + TYPE_AW_SID, 1 * KiB); > + sysbus_init_mmio(sbd, &s->iomem); > +} > + > +static Property allwinner_sid_properties[] = { > + DEFINE_PROP_UUID_NODEFAULT("identifier", AwSidState, identifier), > + DEFINE_PROP_END_OF_LIST() > +}; > + > +static const VMStateDescription allwinner_sid_vmstate = { > + .name = "allwinner-sid", > + .version_id = 1, > + .minimum_version_id = 1, > + .fields = (VMStateField[]) { > + VMSTATE_UINT32(control, AwSidState), > + VMSTATE_UINT32(rdkey, AwSidState), > + VMSTATE_END_OF_LIST() > + } > +}; > + > +static void allwinner_sid_class_init(ObjectClass *klass, void *data) > +{ > + DeviceClass *dc = DEVICE_CLASS(klass); > + > + dc->reset = allwinner_sid_reset; > + dc->vmsd = &allwinner_sid_vmstate; > + dc->props = allwinner_sid_properties; > +} > + > +static const TypeInfo allwinner_sid_info = { > + .name = TYPE_AW_SID, > + .parent = TYPE_SYS_BUS_DEVICE, > + .instance_init = allwinner_sid_init, > + .instance_size = sizeof(AwSidState), > + .class_init = allwinner_sid_class_init, > +}; > + > +static void allwinner_sid_register(void) > +{ > + type_register_static(&allwinner_sid_info); > +} > + > +type_init(allwinner_sid_register) > diff --git a/hw/misc/Makefile.objs b/hw/misc/Makefile.objs > index 12c2c306b5..59500d5681 100644 > --- a/hw/misc/Makefile.objs > +++ b/hw/misc/Makefile.objs > @@ -31,6 +31,7 @@ common-obj-$(CONFIG_IVSHMEM_DEVICE) += ivshmem.o > common-obj-$(CONFIG_ALLWINNER_H3) += allwinner-h3-ccu.o > obj-$(CONFIG_ALLWINNER_H3) += allwinner-cpucfg.o > common-obj-$(CONFIG_ALLWINNER_H3) += allwinner-h3-sysctrl.o > +common-obj-$(CONFIG_ALLWINNER_H3) += allwinner-sid.o > common-obj-$(CONFIG_REALVIEW) += arm_sysctl.o > common-obj-$(CONFIG_NSERIES) += cbus.o > common-obj-$(CONFIG_ECCMEMCTL) += eccmemctl.o > diff --git a/hw/misc/trace-events b/hw/misc/trace-events > index d3e0952429..67d8bf493c 100644 > --- a/hw/misc/trace-events > +++ b/hw/misc/trace-events > @@ -5,6 +5,10 @@ allwinner_cpucfg_cpu_reset(uint8_t cpu_id, uint32_t reset_addr) "id %u, reset_ad > allwinner_cpucfg_read(uint64_t offset, uint64_t data, unsigned size) "offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 > allwinner_cpucfg_write(uint64_t offset, uint64_t data, unsigned size) "offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 > > +# allwinner-sid.c > +allwinner_sid_read(uint64_t offset, uint64_t data, unsigned size) "offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 > +allwinner_sid_write(uint64_t offset, uint64_t data, unsigned size) "offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32 > + > # eccmemctl.c > ecc_mem_writel_mer(uint32_t val) "Write memory enable 0x%08x" > ecc_mem_writel_mdr(uint32_t val) "Write memory delay 0x%08x" >