From: Daniel Henrique Barboza <danielhb413@gmail.com>
To: "Frederic Barrat" <fbarrat@linux.ibm.com>,
"Cédric Le Goater" <clg@kaod.org>,
qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Subject: Re: [PATCH] pnv/xive: Allow mmio operations of any size on the ESB CI pages
Date: Tue, 4 Jul 2023 20:11:57 -0300 [thread overview]
Message-ID: <9948868b-82fa-d362-2601-9bd6cc54071f@gmail.com> (raw)
In-Reply-To: <20230704144848.164287-1-fbarrat@linux.ibm.com>
Queued in gitlab.com/danielhb/qemu/tree/ppc-next. Thanks,
Daniel
On 7/4/23 11:48, Frederic Barrat wrote:
> We currently only allow 64-bit operations on the ESB CI pages. There's
> no real reason for that limitation, skiboot/linux didn't need
> more. However the hardware supports any size, so this patch relaxes
> that restriction. It impacts both the ESB pages for "normal"
> interrupts as well as the ESB pages for escalation interrupts defined
> for the ENDs.
>
> Signed-off-by: Frederic Barrat <fbarrat@linux.ibm.com>
> ---
>
> This should wrap-up the cleanup about mmio size for the xive BARs. The
> NVPG and NVC BAR accesses should also be relaxed but we don't really
> implement them, any load/store currently fails. Something to address
> when/if we implement them.
>
> hw/intc/xive.c | 8 ++++----
> hw/intc/xive2.c | 4 ++--
> 2 files changed, 6 insertions(+), 6 deletions(-)
>
> diff --git a/hw/intc/xive.c b/hw/intc/xive.c
> index f60c878345..c014e961a4 100644
> --- a/hw/intc/xive.c
> +++ b/hw/intc/xive.c
> @@ -1175,11 +1175,11 @@ static const MemoryRegionOps xive_source_esb_ops = {
> .write = xive_source_esb_write,
> .endianness = DEVICE_BIG_ENDIAN,
> .valid = {
> - .min_access_size = 8,
> + .min_access_size = 1,
> .max_access_size = 8,
> },
> .impl = {
> - .min_access_size = 8,
> + .min_access_size = 1,
> .max_access_size = 8,
> },
> };
> @@ -2006,11 +2006,11 @@ static const MemoryRegionOps xive_end_source_ops = {
> .write = xive_end_source_write,
> .endianness = DEVICE_BIG_ENDIAN,
> .valid = {
> - .min_access_size = 8,
> + .min_access_size = 1,
> .max_access_size = 8,
> },
> .impl = {
> - .min_access_size = 8,
> + .min_access_size = 1,
> .max_access_size = 8,
> },
> };
> diff --git a/hw/intc/xive2.c b/hw/intc/xive2.c
> index 4d9ff41956..c37ef25d44 100644
> --- a/hw/intc/xive2.c
> +++ b/hw/intc/xive2.c
> @@ -954,11 +954,11 @@ static const MemoryRegionOps xive2_end_source_ops = {
> .write = xive2_end_source_write,
> .endianness = DEVICE_BIG_ENDIAN,
> .valid = {
> - .min_access_size = 8,
> + .min_access_size = 1,
> .max_access_size = 8,
> },
> .impl = {
> - .min_access_size = 8,
> + .min_access_size = 1,
> .max_access_size = 8,
> },
> };
prev parent reply other threads:[~2023-07-04 23:12 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-07-04 14:48 [PATCH] pnv/xive: Allow mmio operations of any size on the ESB CI pages Frederic Barrat
2023-07-04 17:14 ` Cédric Le Goater
2023-07-04 23:11 ` Daniel Henrique Barboza [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=9948868b-82fa-d362-2601-9bd6cc54071f@gmail.com \
--to=danielhb413@gmail.com \
--cc=clg@kaod.org \
--cc=fbarrat@linux.ibm.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).