From: "Philippe Mathieu-Daudé" <philmd@redhat.com>
To: Yoshinori Sato <ysato@users.sourceforge.jp>, qemu-devel@nongnu.org
Cc: Richard Henderson <richard.henderson@linaro.org>
Subject: Re: [PATCH v26 20/21] Add rx-softmmu
Date: Fri, 13 Dec 2019 10:29:28 +0100 [thread overview]
Message-ID: <9aba318c-48fb-1768-30b6-a70696f37d04@redhat.com> (raw)
In-Reply-To: <20191014115757.51866-21-ysato@users.sourceforge.jp>
On 10/14/19 1:57 PM, Yoshinori Sato wrote:
> Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
> Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
> Signed-off-by: Yoshinori Sato <ysato@users.sourceforge.jp>
> Message-Id: <20190607091116.49044-17-ysato@users.sourceforge.jp>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> pick ed65c02993 target/rx: Add RX to SysEmuTarget
> pick 01372568ae tests: Add rx to machine-none-test.c
> [PMD: Squashed patches from Richard Henderson modifying
> qapi/common.json and tests/machine-none-test.c]
> Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com>
> ---
> configure | 8 ++++++++
> default-configs/rx-softmmu.mak | 3 +++
> qapi/machine.json | 3 ++-
> include/exec/poison.h | 1 +
> include/sysemu/arch_init.h | 1 +
> arch_init.c | 2 ++
> tests/machine-none-test.c | 1 +
> hw/Kconfig | 1 +
> 8 files changed, 19 insertions(+), 1 deletion(-)
> create mode 100644 default-configs/rx-softmmu.mak
>
> diff --git a/configure b/configure
> index 08ca4bcb46..fa5d4274b6 100755
> --- a/configure
> +++ b/configure
> @@ -7521,6 +7521,11 @@ case "$target_name" in
> mttcg=yes
> gdb_xml_files="riscv-64bit-cpu.xml riscv-64bit-fpu.xml riscv-64bit-csr.xml"
> ;;
> + rx)
> + TARGET_ARCH=rx
> + bflt="yes"
> + target_compiler=$cross_cc_rx
> + ;;
> sh4|sh4eb)
> TARGET_ARCH=sh4
> bflt="yes"
> @@ -7702,6 +7707,9 @@ for i in $ARCH $TARGET_BASE_ARCH ; do
> riscv*)
> disas_config "RISCV"
> ;;
> + rx)
> + disas_config "RX"
> + ;;
> s390*)
> disas_config "S390"
> ;;
> diff --git a/default-configs/rx-softmmu.mak b/default-configs/rx-softmmu.mak
> new file mode 100644
> index 0000000000..a3eecefb11
> --- /dev/null
> +++ b/default-configs/rx-softmmu.mak
> @@ -0,0 +1,3 @@
> +# Default configuration for rx-softmmu
> +
> +CONFIG_RX_VIRT=y
> diff --git a/qapi/machine.json b/qapi/machine.json
> index ca26779f1a..4409c113c2 100644
> --- a/qapi/machine.json
> +++ b/qapi/machine.json
> @@ -21,6 +21,7 @@
> # is true even for "qemu-system-x86_64".
> #
> # ppcemb: dropped in 3.1
> +# rx: added in 4.2
Richard, if you take this series, do you mind changing 4.2 -> 5.0?
> #
> # Since: 3.0
> ##
> @@ -28,7 +29,7 @@
> 'data' : [ 'aarch64', 'alpha', 'arm', 'cris', 'hppa', 'i386', 'lm32',
> 'm68k', 'microblaze', 'microblazeel', 'mips', 'mips64',
> 'mips64el', 'mipsel', 'moxie', 'nios2', 'or1k', 'ppc',
> - 'ppc64', 'riscv32', 'riscv64', 's390x', 'sh4',
> + 'ppc64', 'riscv32', 'riscv64', 'rx', 's390x', 'sh4',
> 'sh4eb', 'sparc', 'sparc64', 'tricore', 'unicore32',
> 'x86_64', 'xtensa', 'xtensaeb' ] }
>
> diff --git a/include/exec/poison.h b/include/exec/poison.h
> index 955eb863ab..7b9ac361dc 100644
> --- a/include/exec/poison.h
> +++ b/include/exec/poison.h
> @@ -26,6 +26,7 @@
> #pragma GCC poison TARGET_PPC
> #pragma GCC poison TARGET_PPC64
> #pragma GCC poison TARGET_ABI32
> +#pragma GCC poison TARGET_RX
> #pragma GCC poison TARGET_S390X
> #pragma GCC poison TARGET_SH4
> #pragma GCC poison TARGET_SPARC
> diff --git a/include/sysemu/arch_init.h b/include/sysemu/arch_init.h
> index 62c6fe4cf1..6c011acc52 100644
> --- a/include/sysemu/arch_init.h
> +++ b/include/sysemu/arch_init.h
> @@ -24,6 +24,7 @@ enum {
> QEMU_ARCH_NIOS2 = (1 << 17),
> QEMU_ARCH_HPPA = (1 << 18),
> QEMU_ARCH_RISCV = (1 << 19),
> + QEMU_ARCH_RX = (1 << 20),
> };
>
> extern const uint32_t arch_type;
> diff --git a/arch_init.c b/arch_init.c
> index 0a1531124c..7a37fb2c34 100644
> --- a/arch_init.c
> +++ b/arch_init.c
> @@ -73,6 +73,8 @@ int graphic_depth = 32;
> #define QEMU_ARCH QEMU_ARCH_PPC
> #elif defined(TARGET_RISCV)
> #define QEMU_ARCH QEMU_ARCH_RISCV
> +#elif defined(TARGET_RX)
> +#define QEMU_ARCH QEMU_ARCH_RX
> #elif defined(TARGET_S390X)
> #define QEMU_ARCH QEMU_ARCH_S390X
> #elif defined(TARGET_SH4)
> diff --git a/tests/machine-none-test.c b/tests/machine-none-test.c
> index 5953d31755..8bb54a6360 100644
> --- a/tests/machine-none-test.c
> +++ b/tests/machine-none-test.c
> @@ -56,6 +56,7 @@ static struct arch2cpu cpus_map[] = {
> { "hppa", "hppa" },
> { "riscv64", "rv64gcsu-v1.10.0" },
> { "riscv32", "rv32gcsu-v1.9.1" },
> + { "rx", "rx62n" },
> };
>
> static const char *get_cpu_model_by_arch(const char *arch)
> diff --git a/hw/Kconfig b/hw/Kconfig
> index b45db3c813..77bbc59cc7 100644
> --- a/hw/Kconfig
> +++ b/hw/Kconfig
> @@ -54,6 +54,7 @@ source nios2/Kconfig
> source openrisc/Kconfig
> source ppc/Kconfig
> source riscv/Kconfig
> +source rx/Kconfig
> source s390x/Kconfig
> source sh4/Kconfig
> source sparc/Kconfig
>
next prev parent reply other threads:[~2019-12-13 9:30 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-10-14 11:57 [PATCH v26 00/21] Add RX archtecture support Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 01/21] MAINTAINERS: Add RX Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 02/21] qemu/bitops.h: Add extract8 and extract16 Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 03/21] hw/registerfields.h: Add 8bit and 16bit register macros Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 04/21] target/rx: TCG translation Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 05/21] target/rx: TCG helper Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 06/21] target/rx: CPU definition Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 07/21] target/rx: RX disassembler Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 08/21] target/rx: Disassemble rx_index_addr into a string Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 09/21] target/rx: Replace operand with prt_ldmi in disassembler Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 10/21] target/rx: Use prt_ldmi for XCHG_mr disassembly Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 11/21] target/rx: Emit all disassembly in one prt() Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 12/21] target/rx: Collect all bytes during disassembly Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 13/21] target/rx: Dump bytes for each insn " Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 14/21] hw/intc: RX62N interrupt controller (ICUa) Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 15/21] hw/timer: RX62N internal timer modules Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 16/21] hw/char: RX62N serial communication interface (SCI) Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 17/21] hw/rx: RX Target hardware definition Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 18/21] hw/rx: Honor -accel qtest Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 19/21] hw/rx: Restrict the RX62N microcontroller to the RX62N CPU core Yoshinori Sato
2019-10-14 11:57 ` [PATCH v26 20/21] Add rx-softmmu Yoshinori Sato
2019-12-13 9:29 ` Philippe Mathieu-Daudé [this message]
2019-10-14 11:57 ` [PATCH v26 21/21] BootLinuxConsoleTest: Test the RX-Virt machine Yoshinori Sato
2019-10-14 18:34 ` [PATCH v26 00/21] Add RX archtecture support no-reply
2019-10-15 6:12 ` no-reply
2019-10-15 12:08 ` no-reply
2019-10-15 20:28 ` no-reply
2019-10-24 16:31 ` Yoshinori Sato
2019-11-04 18:42 ` Philippe Mathieu-Daudé
2019-11-05 14:57 ` Yoshinori Sato
2019-12-10 9:24 ` Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=9aba318c-48fb-1768-30b6-a70696f37d04@redhat.com \
--to=philmd@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=ysato@users.sourceforge.jp \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).