From: Richard Henderson <richard.henderson@linaro.org>
To: Alistair Francis <alistair23@gmail.com>,
qemu-devel@nongnu.org, peter.maydell@linaro.org
Cc: dbarboza@ventanamicro.com, Palmer Dabbelt <palmer@dabbelt.com>,
Weiwei Li <liwei1518@gmail.com>,
zhiwei_liu@linux.alibaba.com,
Alistair Francis <alistair.francis@wdc.com>,
atishp@rivosinc.com, bmeng.cn@gmail.com, qemu-riscv@nongnu.org
Subject: Re: [PATCH 1/2] include: bitops: Add mask extract64/deposit64
Date: Tue, 6 Aug 2024 17:29:21 +1000 [thread overview]
Message-ID: <9da48ab0-d88e-4d80-aca6-79dfa083bb9b@linaro.org> (raw)
In-Reply-To: <20240805043336.72548-2-alistair.francis@wdc.com>
On 8/5/24 14:33, Alistair Francis wrote:
> Based on the RISC-V get_field() and set_field() macros add
> mask_extract64() and mask_deposit64() bitop functions. These can extrac
> and deposit values into fields using a bit field mask directly instead
> of a length and shift.
>
> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> ---
> include/qemu/bitops.h | 35 +++++++++++++++++++++++++++++++++++
> 1 file changed, 35 insertions(+)
>
> diff --git a/include/qemu/bitops.h b/include/qemu/bitops.h
> index 2c0a2fe751..dd26f4a6b5 100644
> --- a/include/qemu/bitops.h
> +++ b/include/qemu/bitops.h
> @@ -409,6 +409,22 @@ static inline uint64_t extract64(uint64_t value, int start, int length)
> return (value >> start) & (~0ULL >> (64 - length));
> }
>
> +/**
> + * mask_extract64:
> + * @value: the value to extract the bit field from
> + * @mask: the mask bit field to extract
> + *
> + * Extract from the 64 bit input @value the bit mask specified by the
> + * @mask parameter, and return it. The value returned is shifted
> + * so that only the bit field is returned.
> + *
> + * Returns: the value of the bit field extracted from the input value.
> + */
> +static inline uint64_t mask_extract64(uint64_t value, uint64_t mask)
> +{
> + return (value & mask) / (mask & ~(mask << 1));
> +}
Adding these miss the point of using "standard" qemu operations.
But if we were going to add this, avoid the division.
(value & mask) >> ctz64(mask)
I presume the original formulation is so that the macro can be used in the context of a
compile-time constant.
r~
next prev parent reply other threads:[~2024-08-06 7:33 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-05 4:33 [PATCH 0/2] target/riscv: Convert RISC-V custom bitops to standard ones Alistair Francis
2024-08-05 4:33 ` [PATCH 1/2] include: bitops: Add mask extract64/deposit64 Alistair Francis
2024-08-06 7:29 ` Richard Henderson [this message]
2024-08-07 4:10 ` Alistair Francis
2024-08-05 4:33 ` [PATCH 2/2] target/riscv: Remove get_field and set_field Alistair Francis
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=9da48ab0-d88e-4d80-aca6-79dfa083bb9b@linaro.org \
--to=richard.henderson@linaro.org \
--cc=alistair.francis@wdc.com \
--cc=alistair23@gmail.com \
--cc=atishp@rivosinc.com \
--cc=bmeng.cn@gmail.com \
--cc=dbarboza@ventanamicro.com \
--cc=liwei1518@gmail.com \
--cc=palmer@dabbelt.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).