From: Richard Henderson <richard.henderson@linaro.org>
To: Pierrick Bouvier <pierrick.bouvier@linaro.org>, qemu-devel@nongnu.org
Cc: "Alexandre Iooss" <erdnaxe@crans.org>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Mahmoud Mandour" <ma.mandourr@gmail.com>,
"Paolo Bonzini" <pbonzini@redhat.com>,
"Eduardo Habkost" <eduardo@habkost.net>,
"Alex Bennée" <alex.bennee@linaro.org>
Subject: Re: [PATCH v2 2/7] plugins: save value during memory accesses
Date: Thu, 27 Jun 2024 13:03:33 -0700 [thread overview]
Message-ID: <9e6c8f1c-6ba7-4cd7-a5d4-e74930b1c906@linaro.org> (raw)
In-Reply-To: <52d4e59d-acd4-465f-8fdf-7e0cf6dc4d98@linaro.org>
On 6/27/24 12:25, Pierrick Bouvier wrote:
> On 6/27/24 12:10, Richard Henderson wrote:
>> On 6/26/24 16:37, Pierrick Bouvier wrote:
>>> Different code paths handle memory accesses:
>>> - tcg generated code
>>> - load/store helpers
>>> - atomic helpers
>>>
>>> This value is saved in cpu->plugin_state.
>>>
>>> Atomic operations are doing read/write at the same time, so we generate
>>> two memory callbacks instead of one, to allow plugins to access distinct
>>> values.
>>>
>>> Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
>>> ---
>>> accel/tcg/atomic_template.h | 66 ++++++++++++++++++++++++++++----
>>> include/qemu/plugin.h | 8 ++++
>>> plugins/core.c | 7 ++++
>>> tcg/tcg-op-ldst.c | 72 +++++++++++++++++++++++++++++++----
>>> accel/tcg/atomic_common.c.inc | 13 ++++++-
>>> accel/tcg/ldst_common.c.inc | 38 +++++++++++-------
>>> 6 files changed, 173 insertions(+), 31 deletions(-)
>>>
>>> diff --git a/accel/tcg/atomic_template.h b/accel/tcg/atomic_template.h
>>> index 1dc2151dafd..830e4f16069 100644
>>> --- a/accel/tcg/atomic_template.h
>>> +++ b/accel/tcg/atomic_template.h
>>> @@ -53,6 +53,14 @@
>>> # error unsupported data size
>>> #endif
>>> +#if DATA_SIZE == 16
>>> +# define UPPER_MEMORY_VALUE(val) int128_gethi(val)
>>> +# define LOWER_MEMORY_VALUE(val) int128_getlo(val)
>>> +#else
>>> +# define UPPER_MEMORY_VALUE(val) 0
>>> +# define LOWER_MEMORY_VALUE(val) val
>>> +#endif
>>> +
>>> #if DATA_SIZE >= 4
>>> # define ABI_TYPE DATA_TYPE
>>> #else
>>> @@ -83,7 +91,12 @@ ABI_TYPE ATOMIC_NAME(cmpxchg)(CPUArchState *env, abi_ptr addr,
>>> ret = qatomic_cmpxchg__nocheck(haddr, cmpv, newv);
>>> #endif
>>> ATOMIC_MMU_CLEANUP;
>>> - atomic_trace_rmw_post(env, addr, oi);
>>> + atomic_trace_rmw_post(env, addr,
>>> + UPPER_MEMORY_VALUE(ret),
>>> + LOWER_MEMORY_VALUE(ret),
>>> + UPPER_MEMORY_VALUE(newv),
>>> + LOWER_MEMORY_VALUE(newv),
>>> + oi);
>>
>> Just a nit, but tcg is consistent in using little-endian argument ordering for values
>> passed by parts. I would prefer we continue with that.
>>
>
> Didn't notice that, but I'll stick to this. Any preference on the naming as well while I'm
> at it? (low/hi vs upper/lower)?
I guess we mostly use high/low, hi/lo, and variations thereof elsewhere as well. I don't
see any uses of upper/lower.
>> At some point we may well support 32 byte acceses, for better guest vector support. Do we
>> have a plan for this beyond "add more fields here"?
>>
>
> For now, I sticked to native tcg ops (up to 128 bits), with this simple solution. Do you
> think tcg core will be extended to support more, or will helper simply load/store four
> 128bits words, emitting four callbacks as well?
I assume we'll support a 256-bit (non-atomic) memory operation.
That avoids some of the "probe for write, perform stores after we know it's safe" sort of
affair.
I don't think I'll do it while i686 is still a supported host though.
> If you have a better idea, I'm open to implement an alternative, but didn't want to think
> too much ahead.
Fair.
r~
next prev parent reply other threads:[~2024-06-27 20:38 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-06-26 23:37 [PATCH v2 0/7] plugins: access values during a memory read/write Pierrick Bouvier
2024-06-26 23:37 ` [PATCH v2 1/7] plugins: fix mem callback array size Pierrick Bouvier
2024-06-26 23:37 ` [PATCH v2 2/7] plugins: save value during memory accesses Pierrick Bouvier
2024-06-27 19:10 ` Richard Henderson
2024-06-27 19:25 ` Pierrick Bouvier
2024-06-27 20:03 ` Richard Henderson [this message]
2024-06-26 23:37 ` [PATCH v2 3/7] plugins: extend API to get latest memory value accessed Pierrick Bouvier
2024-06-26 23:37 ` [PATCH v2 4/7] tests/tcg: add mechanism to run specific tests with plugins Pierrick Bouvier
2024-06-30 1:31 ` Richard Henderson
2024-06-26 23:37 ` [PATCH v2 5/7] tests/tcg: allow to check output of plugins Pierrick Bouvier
2024-06-26 23:37 ` [PATCH v2 6/7] tests/plugin/mem: add option to print memory accesses Pierrick Bouvier
2024-06-27 3:17 ` Xingtao Yao (Fujitsu) via
2024-06-27 5:29 ` Pierrick Bouvier
2024-06-27 6:04 ` Xingtao Yao (Fujitsu) via
2024-06-27 18:31 ` Pierrick Bouvier
2024-06-26 23:37 ` [PATCH v2 7/7] tests/tcg/x86_64: add test for plugin memory access Pierrick Bouvier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=9e6c8f1c-6ba7-4cd7-a5d4-e74930b1c906@linaro.org \
--to=richard.henderson@linaro.org \
--cc=alex.bennee@linaro.org \
--cc=eduardo@habkost.net \
--cc=erdnaxe@crans.org \
--cc=ma.mandourr@gmail.com \
--cc=pbonzini@redhat.com \
--cc=philmd@linaro.org \
--cc=pierrick.bouvier@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).